summaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2019-01-28 16:04:35 -0800
committerPatrick Georgi <pgeorgi@google.com>2019-01-30 13:27:30 +0000
commit9a4beb429d87f9c0f46b7f945432a955cd88c962 (patch)
tree065966fa1d457b3ca976a29206dc1046bf265c25 /src/soc/intel/apollolake
parenta35904b29cf4f2ae9ab56122a3b0ee6aa6ffb823 (diff)
downloadcoreboot-9a4beb429d87f9c0f46b7f945432a955cd88c962.tar.xz
soc/intel/apollolake: Sync fsp upd structure update
FSP 2.0.9 provides UPD interface to adjust integrated filter value, usb3 LDO and pmic vdd2 voltage. Change coreboot upd structure to sync with fsp 2.0.9 release. BUG=b:123398358 CQ-DEPEND=CL:*817128 TEST=Verified yorp boots to kernel. Change-Id: I3d17dfbe58bdc5222378459723da8e9ac0573510 Signed-off-by: John Zhao <john.zhao@intel.com> Reviewed-on: https://review.coreboot.org/c/31131 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/apollolake')
-rw-r--r--src/soc/intel/apollolake/chip.c15
-rw-r--r--src/soc/intel/apollolake/chip.h20
2 files changed, 35 insertions, 0 deletions
diff --git a/src/soc/intel/apollolake/chip.c b/src/soc/intel/apollolake/chip.c
index a3ce48383d..cddfe4436f 100644
--- a/src/soc/intel/apollolake/chip.c
+++ b/src/soc/intel/apollolake/chip.c
@@ -639,6 +639,21 @@ static void glk_fsp_silicon_init_params_cb(
* Options to disable XHCI Link Compliance Mode.
*/
silconfig->DisableComplianceMode = cfg->DisableComplianceMode;
+
+ /*
+ * Options to change USB3 ModPhy setting for Integrated Filter value.
+ */
+ silconfig->ModPhyIfValue = cfg->ModPhyIfValue;
+
+ /*
+ * Options to bump USB3 LDO voltage with 40mv.
+ */
+ silconfig->ModPhyVoltageBump = cfg->ModPhyVoltageBump;
+
+ /*
+ * Options to adjust PMIC Vdd2 voltage.
+ */
+ silconfig->PmicVdd2Voltage = cfg->PmicVdd2Voltage;
#endif
}
diff --git a/src/soc/intel/apollolake/chip.h b/src/soc/intel/apollolake/chip.h
index b9c9dc58ac..6c2404a405 100644
--- a/src/soc/intel/apollolake/chip.h
+++ b/src/soc/intel/apollolake/chip.h
@@ -168,6 +168,26 @@ struct soc_intel_apollolake_config {
* 0:FALSE(Default), 1:True.
*/
uint8_t DisableComplianceMode;
+
+ /* Options to change USB3 ModPhy setting for the Integrated Filter (IF)
+ * value. Default is 0 to not changing default IF value (0x12). Set
+ * value with the range from 0x01 to 0xff to change IF value.
+ */
+ uint8_t ModPhyIfValue;
+
+ /* Options to bump USB3 LDO voltage. Default is FALSE to not increasing
+ * LDO voltage. Set TRUE to increase LDO voltage with 40mV.
+ * 0:FALSE (default), 1:True.
+ */
+ uint8_t ModPhyVoltageBump;
+
+ /* Options to adjust PMIC Vdd2 voltage. Default is 0 to not adjusting
+ * the PMIC Vdd2 default voltage 1.20v. Upd for changing Vdd2 Voltage
+ * configuration: I2C_Slave_Address (31:23) + Register_Offset (23:16)
+ * + OR Value (15:8) + AND Value (7:0) through BUCK5_VID[3:2]:
+ * 00=1.10v, 01=1.15v, 10=1.24v, 11=1.20v (default).
+ */
+ uint32_t PmicVdd2Voltage;
};
typedef struct soc_intel_apollolake_config config_t;