diff options
author | Elyes HAOUAS <ehaouas@noos.fr> | 2018-05-28 16:26:43 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2018-06-04 09:20:52 +0000 |
commit | 05498a254d5364efb669f63aa4b042c91c123727 (patch) | |
tree | 21fe95cd426c1da7a2ea54f44bfcb1566731308d /src/soc/intel/baytrail/romstage/early_spi.c | |
parent | e7f4beca19d538c47208b8a1b984cf0e39ff02b4 (diff) | |
download | coreboot-05498a254d5364efb669f63aa4b042c91c123727.tar.xz |
src/soc: Get rid of whitespace before tab
Change-Id: Ia024fb418f02d90c38b9a35ff819c607b9ac4965
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26651
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/baytrail/romstage/early_spi.c')
-rw-r--r-- | src/soc/intel/baytrail/romstage/early_spi.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/baytrail/romstage/early_spi.c b/src/soc/intel/baytrail/romstage/early_spi.c index 61e95fabc9..e1e7542ed8 100644 --- a/src/soc/intel/baytrail/romstage/early_spi.c +++ b/src/soc/intel/baytrail/romstage/early_spi.c @@ -22,7 +22,7 @@ #include <soc/romstage.h> #include <soc/spi.h> -#define SPI_CYCLE_DELAY 10 /* 10us */ +#define SPI_CYCLE_DELAY 10 /* 10us */ #define SPI_CYCLE_TIMEOUT 400000 / SPI_CYCLE_DELAY /* 400ms */ #define SPI8(x) *((volatile u8 *)(SPI_BASE_ADDRESS + x)) |