diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2021-02-01 13:57:45 +0200 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2021-02-02 14:50:01 +0000 |
| commit | 639cc9c6baea73a467cacd4d3b21419da059f8ab (patch) | |
| tree | 09ea54616978256e8480e2962b8036409bf5478b /src/soc/intel/baytrail | |
| parent | 00b5f533615eac269d73af5f0e6c69cb498ca7d9 (diff) | |
| download | coreboot-639cc9c6baea73a467cacd4d3b21419da059f8ab.tar.xz | |
soc/intel/baytrail,braswell: Sync PCI memory region in ASL
Baytrail had (only) occurence of DwordMemory vs DWordMemory.
Braswell one had bogus comments about the PCI memory range.
The actual region details are dynamically filled in _CRS.
Change-Id: I8d1bf45c6e5520c0b7643602843c665bfb81f9da
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50192
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/baytrail')
| -rw-r--r-- | src/soc/intel/baytrail/acpi/southcluster.asl | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/baytrail/acpi/southcluster.asl b/src/soc/intel/baytrail/acpi/southcluster.asl index 8c715d3d12..75f248677b 100644 --- a/src/soc/intel/baytrail/acpi/southcluster.asl +++ b/src/soc/intel/baytrail/acpi/southcluster.asl @@ -143,7 +143,7 @@ Name (MCRS, ResourceTemplate() 0x00000000,,, LMEM) /* PCI Memory Region (Top of memory-CONFIG_MMCONF_BASE_ADDRESS) */ - DwordMemory (ResourceProducer, PosDecode, MinFixed, MaxFixed, + DWordMemory (ResourceProducer, PosDecode, MinFixed, MaxFixed, Cacheable, ReadWrite, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,,, PMEM) |