diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2018-12-23 07:22:59 +0200 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2018-12-30 12:30:55 +0000 |
| commit | 1c105903078f85dd1be805c737b4e4da6dea0618 (patch) | |
| tree | e5ea20e0c52aafe2850c6df8c310378cc2bc5e47 /src/soc/intel/braswell/Kconfig | |
| parent | 3ba79b319ef5d47b0d16482a254de7c5c740e415 (diff) | |
| download | coreboot-1c105903078f85dd1be805c737b4e4da6dea0618.tar.xz | |
arch/x86: Use a common timestamp.inc with romcc bootblocks
The same file was replicated three times for certain
soc/intel bootblocks, yet there are no indications or need to do
chipset-specific initialisation.
There is no harm in storing the TSC values in MMX registers
even when they would not be used.
Change-Id: Iec6fa0889f5887effca1d99ef830d383fb733648
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/30393
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel/braswell/Kconfig')
| -rw-r--r-- | src/soc/intel/braswell/Kconfig | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/src/soc/intel/braswell/Kconfig b/src/soc/intel/braswell/Kconfig index 937815d334..d0a250aad3 100644 --- a/src/soc/intel/braswell/Kconfig +++ b/src/soc/intel/braswell/Kconfig @@ -123,10 +123,6 @@ config IED_REGION_SIZE hex default 0x400000 -config CHIPSET_BOOTBLOCK_INCLUDE - string - default "soc/intel/braswell/bootblock/timestamp.inc" - config DISABLE_HPET bool "Disable the HPET device" default n |