summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/Makefile.inc
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2018-04-27 11:30:18 -0600
committerPatrick Georgi <pgeorgi@google.com>2018-04-30 09:21:21 +0000
commita8bb6c10c5b4e8ee95b08655e013d1851b2857e5 (patch)
tree7c6565fe05cd658cccdd2f286d08c21f302a476c /src/soc/intel/braswell/Makefile.inc
parent2261e91ad8874e4f50ec4fc1b201c9f005b8f480 (diff)
downloadcoreboot-a8bb6c10c5b4e8ee95b08655e013d1851b2857e5.tar.xz
soc/intel/braswell: remove stale spi_loading.c
CONFIG_ALT_CBFS_LOAD_PAYLOAD has long since been removed. Clean up the remnants in braswell. Change-Id: I88483a4c3a74ed0c7defacf872b1564c3ce7f909 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/25899 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc/intel/braswell/Makefile.inc')
-rw-r--r--src/soc/intel/braswell/Makefile.inc1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/Makefile.inc b/src/soc/intel/braswell/Makefile.inc
index 8147b72cb3..38dcf5af06 100644
--- a/src/soc/intel/braswell/Makefile.inc
+++ b/src/soc/intel/braswell/Makefile.inc
@@ -40,7 +40,6 @@ ramstage-y += sd.c
ramstage-y += smm.c
ramstage-y += southcluster.c
ramstage-y += spi.c
-ramstage-$(CONFIG_ALT_CBFS_LOAD_PAYLOAD) += spi_loading.c
ramstage-y += tsc_freq.c
ramstage-y += xhci.c