summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/elog.c
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2016-07-13 23:20:26 -0500
committerAaron Durbin <adurbin@chromium.org>2016-07-15 08:32:09 +0200
commit1b6196dec95e12ae44b5cfe62073c3dcd3f52686 (patch)
treecee76a83606e8d76939225c01003b2240c4ce3cd /src/soc/intel/braswell/elog.c
parentf5cfaa39342bed7dbf3abe19486089c4cf8a4561 (diff)
downloadcoreboot-1b6196dec95e12ae44b5cfe62073c3dcd3f52686.tar.xz
soc/intel/braswell: use common Intel ACPI hardware definitions
Transition to using the common Intel ACPI hardware definitions generic ACPI definitions. BUG=chrome-os-partner:54977 Change-Id: Ia3860fe9e5229917881696e08418c3fd5fb64ecc Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/15670 Tested-by: build bot (Jenkins) Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Lee Leahy <leroy.p.leahy@intel.com>
Diffstat (limited to 'src/soc/intel/braswell/elog.c')
-rw-r--r--src/soc/intel/braswell/elog.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/elog.c b/src/soc/intel/braswell/elog.c
index 755a601bda..08994b43de 100644
--- a/src/soc/intel/braswell/elog.c
+++ b/src/soc/intel/braswell/elog.c
@@ -67,7 +67,7 @@ static void log_wake_events(const struct chipset_power_state *ps)
if (ps->pm1_sts & WAK_STS)
elog_add_event_byte(ELOG_TYPE_ACPI_WAKE,
- acpi_slp_type == 3 ? 3 : 5);
+ acpi_is_wakeup_s3() ? ACPI_S3 : ACPI_S5);
if (ps->pm1_sts & PWRBTN_STS)
elog_add_event_wake(ELOG_WAKE_SOURCE_PWRBTN, 0);