diff options
author | Lee Leahy <leroy.p.leahy@intel.com> | 2015-07-02 11:55:18 -0700 |
---|---|---|
committer | Leroy P Leahy <leroy.p.leahy@intel.com> | 2015-07-06 18:45:23 +0200 |
commit | acb9c0b6616f96357c303964678eac05177a078d (patch) | |
tree | 31991144e04b437bb078d8b6a66bc3c081d16da8 /src/soc/intel/braswell/romstage | |
parent | 2bc9cee0f70f133bb31a79b92ea4d982d55d048d (diff) | |
download | coreboot-acb9c0b6616f96357c303964678eac05177a078d.tar.xz |
Braswell: Update to end of June.
Remove some CamelCase in acpi.c
Add FSP PcdDvfsEnable configuration parameter.
Add lpc_init and lpc_set_low_power routines.
Remove Braswell reference to make code easier to port to another SOC.
BRANCH=none
BUG=None
TEST=Build and run on cyan
Change-Id: I5063215fc5d19b4a07f3161f76bf3d58e30f6f02
Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com>
Reviewed-on: http://review.coreboot.org/10768
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/intel/braswell/romstage')
-rw-r--r-- | src/soc/intel/braswell/romstage/romstage.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/braswell/romstage/romstage.c b/src/soc/intel/braswell/romstage/romstage.c index df6efd8bf2..64a3deee9a 100644 --- a/src/soc/intel/braswell/romstage/romstage.c +++ b/src/soc/intel/braswell/romstage/romstage.c @@ -187,6 +187,7 @@ void soc_romstage_init(struct romstage_params *params) /* Ensure the EC is in the right mode for recovery */ google_chromeec_early_init(); #endif + lpc_init(); } /* SOC initialization after RAM is enabled */ @@ -220,6 +221,7 @@ void soc_memory_init_params(MEMORY_INIT_UPD *params) params->PcdApertureSize = config->PcdApertureSize; params->PcdGttSize = config->PcdGttSize; params->PcdLegacySegDecode = config->PcdLegacySegDecode; + params->PcdDvfsEnable = config->PcdDvfsEnable; } void soc_display_memory_init_params(const MEMORY_INIT_UPD *old, @@ -249,4 +251,6 @@ void soc_display_memory_init_params(const MEMORY_INIT_UPD *old, old->PcdGttSize, new->PcdGttSize); soc_display_upd_value("PcdLegacySegDecode", 1, old->PcdLegacySegDecode, new->PcdLegacySegDecode); + soc_display_upd_value("PcdDvfsEnable", 1, + old->PcdDvfsEnable, new->PcdDvfsEnable); } |