summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/tsc_freq.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-11-06 08:56:18 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-11-08 07:45:00 +0000
commit44f1af2996c3727a3675a3dd3b7f199219e7fbf6 (patch)
tree8251242028d6e181a7dcdd9f9db7472f1fe1dd80 /src/soc/intel/braswell/tsc_freq.c
parentc7fa911279a7ec6115e918ec0b630817cab932ae (diff)
downloadcoreboot-44f1af2996c3727a3675a3dd3b7f199219e7fbf6.tar.xz
intel/braswell: Remove duplicate set_max_freq() prototypes
Change-Id: I13ec9f477c64831848fb0e80b97bfbc10896c195 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36640 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
Diffstat (limited to 'src/soc/intel/braswell/tsc_freq.c')
-rw-r--r--src/soc/intel/braswell/tsc_freq.c9
1 files changed, 0 insertions, 9 deletions
diff --git a/src/soc/intel/braswell/tsc_freq.c b/src/soc/intel/braswell/tsc_freq.c
index 28e3761165..923d10cfd5 100644
--- a/src/soc/intel/braswell/tsc_freq.c
+++ b/src/soc/intel/braswell/tsc_freq.c
@@ -17,11 +17,6 @@
#include <cpu/x86/msr.h>
#include <cpu/x86/tsc.h>
#include <soc/msr.h>
-#if ENV_RAMSTAGE
-#include <soc/ramstage.h>
-#else
-#include <soc/romstage.h>
-#endif
#include <stdint.h>
static const unsigned int cpu_bus_clk_freq_table[] = {
@@ -57,8 +52,6 @@ unsigned long tsc_freq_mhz(void)
return (bclk_khz * ((platform_info.lo >> 8) & 0xff)) / 1000;
}
-#if !ENV_SMM
-
void set_max_freq(void)
{
msr_t perf_ctl;
@@ -91,5 +84,3 @@ void set_max_freq(void)
wrmsr(IA32_PERF_CTL, perf_ctl);
}
-
-#endif /* ENV_SMM */