summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2019-05-08 18:58:55 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-29 20:08:31 +0000
commit6336ee6df936e7e67a7e3cdc8185214ae9cb668a (patch)
treeda3781aac716f250cb3326e0ac97fdfdefb49ff9 /src/soc/intel/braswell
parent2bb432ece634af05aade44ea55755ae3e6637acf (diff)
downloadcoreboot-6336ee6df936e7e67a7e3cdc8185214ae9cb668a.tar.xz
sb/intel/*: Delete early_spi
The file and all of it's functions are unused. Drop the dead code. Change-Id: Iaddd7a688d431d40f38293939e084d19b286aed4 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32688 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: David Guckian Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel/braswell')
-rw-r--r--src/soc/intel/braswell/include/soc/romstage.h1
-rw-r--r--src/soc/intel/braswell/romstage/Makefile.inc1
-rw-r--r--src/soc/intel/braswell/romstage/early_spi.c63
3 files changed, 0 insertions, 65 deletions
diff --git a/src/soc/intel/braswell/include/soc/romstage.h b/src/soc/intel/braswell/include/soc/romstage.h
index 633233e6c6..4ecbd2c1f9 100644
--- a/src/soc/intel/braswell/include/soc/romstage.h
+++ b/src/soc/intel/braswell/include/soc/romstage.h
@@ -25,7 +25,6 @@
void gfx_init(void);
void tco_disable(void);
void punit_init(void);
-int early_spi_read_wpsr(u8 *sr);
void set_max_freq(void);
/* romstage_common.c functions */
diff --git a/src/soc/intel/braswell/romstage/Makefile.inc b/src/soc/intel/braswell/romstage/Makefile.inc
index c3ed415dcc..15de822041 100644
--- a/src/soc/intel/braswell/romstage/Makefile.inc
+++ b/src/soc/intel/braswell/romstage/Makefile.inc
@@ -1,3 +1,2 @@
-romstage-y += early_spi.c
romstage-y += pmc.c
romstage-y += romstage.c
diff --git a/src/soc/intel/braswell/romstage/early_spi.c b/src/soc/intel/braswell/romstage/early_spi.c
deleted file mode 100644
index 0ca5ef521f..0000000000
--- a/src/soc/intel/braswell/romstage/early_spi.c
+++ /dev/null
@@ -1,63 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2014 Google Inc. All rights reserved.
- * Copyright (C) 2015 Intel Corp.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; version 2 of
- * the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#include <delay.h>
-#include <console/console.h>
-
-#include <soc/iomap.h>
-#include <soc/romstage.h>
-#include <soc/spi.h>
-
-#define SPI_CYCLE_DELAY 10 /* 10us */
-#define SPI_CYCLE_TIMEOUT (400000 / SPI_CYCLE_DELAY) /* 400ms */
-
-#define SPI8(x) (*((volatile u8 *)(SPI_BASE_ADDRESS + (x))))
-#define SPI16(x) (*((volatile u16 *)(SPI_BASE_ADDRESS + (x))))
-#define SPI32(x) (*((volatile u32 *)(SPI_BASE_ADDRESS + (x))))
-
-/*
- * Minimal set of commands to read wpsr from SPI. Don't use this code outside
- * romstage -- it trashes the opmenu table.
- * Returns 0 on success, < 0 on failure.
- */
-int early_spi_read_wpsr(u8 *sr)
-{
- int timeout = SPI_CYCLE_TIMEOUT;
-
- /* No address associated with rdsr */
- SPI8(OPTYPE) = 0x0;
- /* Setup opcode[0] = read wpsr */
- SPI8(OPMENU0) = 0x5;
-
- /* Start transaction */
- SPI16(SSFC) = DATA_CYCLE | SPI_CYCLE_GO;
-
- /* Wait for error / complete status */
- while (timeout--) {
- u16 status = SPI16(SSFS);
- if (status & FLASH_CYCLE_ERROR) {
- printk(BIOS_ERR, "SPI rdsr failed\n");
- return -1;
- } else if (status & CYCLE_DONE_STATUS)
- break;
-
- udelay(SPI_CYCLE_DELAY);
- }
-
- *sr = SPI32(FDATA0) & 0xff;
- return 0;
-}