summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-03-17 09:28:48 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-03-18 12:05:59 +0000
commitade13f03e1381d315beb28ae029905e7a2d5aa0a (patch)
treeea1936c68f11f1393bdd80d4cf2949f80db46a16 /src/soc/intel/braswell
parent22add8ea30abf584c0903c1a20f8b6e85caaea0f (diff)
downloadcoreboot-ade13f03e1381d315beb28ae029905e7a2d5aa0a.tar.xz
src: Drop unused 'include <romstage_handoff.h>'
Change-Id: I311269967949533264e44fd3bb29ad3a06056653 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31941 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/soc/intel/braswell')
-rw-r--r--src/soc/intel/braswell/romstage/romstage.c1
-rw-r--r--src/soc/intel/braswell/southcluster.c1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/braswell/romstage/romstage.c b/src/soc/intel/braswell/romstage/romstage.c
index e4180641a6..f74916524c 100644
--- a/src/soc/intel/braswell/romstage/romstage.c
+++ b/src/soc/intel/braswell/romstage/romstage.c
@@ -29,7 +29,6 @@
#include <device/pci_def.h>
#include <elog.h>
#include <mrc_cache.h>
-#include <romstage_handoff.h>
#include <string.h>
#include <timestamp.h>
#include <reset.h>
diff --git a/src/soc/intel/braswell/southcluster.c b/src/soc/intel/braswell/southcluster.c
index dc204f3abf..f389084795 100644
--- a/src/soc/intel/braswell/southcluster.c
+++ b/src/soc/intel/braswell/southcluster.c
@@ -30,7 +30,6 @@
#include <pc80/isa-dma.h>
#include <pc80/i8254.h>
#include <pc80/i8259.h>
-#include <romstage_handoff.h>
#include <soc/acpi.h>
#include <soc/iomap.h>
#include <soc/irq.h>