summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2015-10-15 16:17:58 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-10-27 15:19:12 +0100
commit66208bd3d5203ccaf052c3e3663df702d367e4a7 (patch)
tree400981ed811c1dcd2ae415fad967bd98c5a4cff4 /src/soc/intel/braswell
parent94b856ef9afaca880909d22b24d5443408c47920 (diff)
downloadcoreboot-66208bd3d5203ccaf052c3e3663df702d367e4a7.tar.xz
FSP 1.1: Replace soc_ prefix with fsp_
Rename soc_display_upd_value to fsp_display_upd_value since the routine was moved from src/soc/intel/common into src/drivers/intel/fsp1_1. BRANCH=none BUG=None TEST=Build and run on Kunimitsu Change-Id: Ifadf9dcdf8c81f8de961e074226c349fb9634792 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 95238782702999a178989467694ac1f15c079615 Original-Change-Id: Ibd26ea41bd5c7a54ecd3c237f7fb7bad6dbf7d8a Original-Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/306351 Original-Commit-Ready: Leroy P Leahy <leroy.p.leahy@intel.com> Original-Tested-by: Leroy P Leahy <leroy.p.leahy@intel.com> Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/12157 Tested-by: build bot (Jenkins) Reviewed-by: Leroy P Leahy <leroy.p.leahy@intel.com>
Diffstat (limited to 'src/soc/intel/braswell')
-rw-r--r--src/soc/intel/braswell/chip.c124
-rw-r--r--src/soc/intel/braswell/romstage/romstage.c24
2 files changed, 74 insertions, 74 deletions
diff --git a/src/soc/intel/braswell/chip.c b/src/soc/intel/braswell/chip.c
index 822ee780ec..e05f5d6dee 100644
--- a/src/soc/intel/braswell/chip.c
+++ b/src/soc/intel/braswell/chip.c
@@ -163,158 +163,158 @@ void soc_display_silicon_init_params(const SILICON_INIT_UPD *old,
{
/* Display the parameters for SiliconInit */
printk(BIOS_SPEW, "UPD values for SiliconInit:\n");
- soc_display_upd_value("PcdSdcardMode", 1, old->PcdSdcardMode,
+ fsp_display_upd_value("PcdSdcardMode", 1, old->PcdSdcardMode,
new->PcdSdcardMode);
- soc_display_upd_value("PcdEnableHsuart0", 1, old->PcdEnableHsuart0,
+ fsp_display_upd_value("PcdEnableHsuart0", 1, old->PcdEnableHsuart0,
new->PcdEnableHsuart0);
- soc_display_upd_value("PcdEnableHsuart1", 1, old->PcdEnableHsuart1,
+ fsp_display_upd_value("PcdEnableHsuart1", 1, old->PcdEnableHsuart1,
new->PcdEnableHsuart1);
- soc_display_upd_value("PcdEnableAzalia", 1, old->PcdEnableAzalia,
+ fsp_display_upd_value("PcdEnableAzalia", 1, old->PcdEnableAzalia,
new->PcdEnableAzalia);
- soc_display_upd_value("AzaliaConfigPtr", 4,
+ fsp_display_upd_value("AzaliaConfigPtr", 4,
(uint32_t)old->AzaliaConfigPtr,
(uint32_t)new->AzaliaConfigPtr);
- soc_display_upd_value("PcdEnableSata", 1, old->PcdEnableSata,
+ fsp_display_upd_value("PcdEnableSata", 1, old->PcdEnableSata,
new->PcdEnableSata);
- soc_display_upd_value("PcdEnableXhci", 1, old->PcdEnableXhci,
+ fsp_display_upd_value("PcdEnableXhci", 1, old->PcdEnableXhci,
new->PcdEnableXhci);
- soc_display_upd_value("PcdEnableLpe", 1, old->PcdEnableLpe,
+ fsp_display_upd_value("PcdEnableLpe", 1, old->PcdEnableLpe,
new->PcdEnableLpe);
- soc_display_upd_value("PcdEnableDma0", 1, old->PcdEnableDma0,
+ fsp_display_upd_value("PcdEnableDma0", 1, old->PcdEnableDma0,
new->PcdEnableDma0);
- soc_display_upd_value("PcdEnableDma1", 1, old->PcdEnableDma1,
+ fsp_display_upd_value("PcdEnableDma1", 1, old->PcdEnableDma1,
new->PcdEnableDma1);
- soc_display_upd_value("PcdEnableI2C0", 1, old->PcdEnableI2C0,
+ fsp_display_upd_value("PcdEnableI2C0", 1, old->PcdEnableI2C0,
new->PcdEnableI2C0);
- soc_display_upd_value("PcdEnableI2C1", 1, old->PcdEnableI2C1,
+ fsp_display_upd_value("PcdEnableI2C1", 1, old->PcdEnableI2C1,
new->PcdEnableI2C1);
- soc_display_upd_value("PcdEnableI2C2", 1, old->PcdEnableI2C2,
+ fsp_display_upd_value("PcdEnableI2C2", 1, old->PcdEnableI2C2,
new->PcdEnableI2C2);
- soc_display_upd_value("PcdEnableI2C3", 1, old->PcdEnableI2C3,
+ fsp_display_upd_value("PcdEnableI2C3", 1, old->PcdEnableI2C3,
new->PcdEnableI2C3);
- soc_display_upd_value("PcdEnableI2C4", 1, old->PcdEnableI2C4,
+ fsp_display_upd_value("PcdEnableI2C4", 1, old->PcdEnableI2C4,
new->PcdEnableI2C4);
- soc_display_upd_value("PcdEnableI2C5", 1, old->PcdEnableI2C5,
+ fsp_display_upd_value("PcdEnableI2C5", 1, old->PcdEnableI2C5,
new->PcdEnableI2C5);
- soc_display_upd_value("PcdEnableI2C6", 1, old->PcdEnableI2C6,
+ fsp_display_upd_value("PcdEnableI2C6", 1, old->PcdEnableI2C6,
new->PcdEnableI2C6);
- soc_display_upd_value("PcdGraphicsConfigPtr", 4,
+ fsp_display_upd_value("PcdGraphicsConfigPtr", 4,
old->GraphicsConfigPtr, new->GraphicsConfigPtr);
- soc_display_upd_value("GpioFamilyInitTablePtr", 4,
+ fsp_display_upd_value("GpioFamilyInitTablePtr", 4,
(uint32_t)old->GpioFamilyInitTablePtr,
(uint32_t)new->GpioFamilyInitTablePtr);
- soc_display_upd_value("GpioPadInitTablePtr", 4,
+ fsp_display_upd_value("GpioPadInitTablePtr", 4,
(uint32_t)old->GpioPadInitTablePtr,
(uint32_t)new->GpioPadInitTablePtr);
- soc_display_upd_value("PunitPwrConfigDisable", 1,
+ fsp_display_upd_value("PunitPwrConfigDisable", 1,
old->PunitPwrConfigDisable,
new->PunitPwrConfigDisable);
- soc_display_upd_value("ChvSvidConfig", 1, old->ChvSvidConfig,
+ fsp_display_upd_value("ChvSvidConfig", 1, old->ChvSvidConfig,
new->ChvSvidConfig);
- soc_display_upd_value("DptfDisable", 1, old->DptfDisable,
+ fsp_display_upd_value("DptfDisable", 1, old->DptfDisable,
new->DptfDisable);
- soc_display_upd_value("PcdEmmcMode", 1, old->PcdEmmcMode,
+ fsp_display_upd_value("PcdEmmcMode", 1, old->PcdEmmcMode,
new->PcdEmmcMode);
- soc_display_upd_value("PcdUsb3ClkSsc", 1, old->PcdUsb3ClkSsc,
+ fsp_display_upd_value("PcdUsb3ClkSsc", 1, old->PcdUsb3ClkSsc,
new->PcdUsb3ClkSsc);
- soc_display_upd_value("PcdDispClkSsc", 1, old->PcdDispClkSsc,
+ fsp_display_upd_value("PcdDispClkSsc", 1, old->PcdDispClkSsc,
new->PcdDispClkSsc);
- soc_display_upd_value("PcdSataClkSsc", 1, old->PcdSataClkSsc,
+ fsp_display_upd_value("PcdSataClkSsc", 1, old->PcdSataClkSsc,
new->PcdSataClkSsc);
- soc_display_upd_value("Usb2Port0PerPortPeTxiSet", 1,
+ fsp_display_upd_value("Usb2Port0PerPortPeTxiSet", 1,
old->Usb2Port0PerPortPeTxiSet,
new->Usb2Port0PerPortPeTxiSet);
- soc_display_upd_value("Usb2Port0PerPortTxiSet", 1,
+ fsp_display_upd_value("Usb2Port0PerPortTxiSet", 1,
old->Usb2Port0PerPortTxiSet,
new->Usb2Port0PerPortTxiSet);
- soc_display_upd_value("Usb2Port0IUsbTxEmphasisEn", 1,
+ fsp_display_upd_value("Usb2Port0IUsbTxEmphasisEn", 1,
old->Usb2Port0IUsbTxEmphasisEn,
new->Usb2Port0IUsbTxEmphasisEn);
- soc_display_upd_value("Usb2Port0PerPortTxPeHalf", 1,
+ fsp_display_upd_value("Usb2Port0PerPortTxPeHalf", 1,
old->Usb2Port0PerPortTxPeHalf,
new->Usb2Port0PerPortTxPeHalf);
- soc_display_upd_value("Usb2Port1PerPortPeTxiSet", 1,
+ fsp_display_upd_value("Usb2Port1PerPortPeTxiSet", 1,
old->Usb2Port1PerPortPeTxiSet,
new->Usb2Port1PerPortPeTxiSet);
- soc_display_upd_value("Usb2Port1PerPortTxiSet", 1,
+ fsp_display_upd_value("Usb2Port1PerPortTxiSet", 1,
old->Usb2Port1PerPortTxiSet,
new->Usb2Port1PerPortTxiSet);
- soc_display_upd_value("Usb2Port1IUsbTxEmphasisEn", 1,
+ fsp_display_upd_value("Usb2Port1IUsbTxEmphasisEn", 1,
old->Usb2Port1IUsbTxEmphasisEn,
new->Usb2Port1IUsbTxEmphasisEn);
- soc_display_upd_value("Usb2Port1PerPortTxPeHalf", 1,
+ fsp_display_upd_value("Usb2Port1PerPortTxPeHalf", 1,
old->Usb2Port1PerPortTxPeHalf,
new->Usb2Port1PerPortTxPeHalf);
- soc_display_upd_value("Usb2Port2PerPortPeTxiSet", 1,
+ fsp_display_upd_value("Usb2Port2PerPortPeTxiSet", 1,
old->Usb2Port2PerPortPeTxiSet,
new->Usb2Port2PerPortPeTxiSet);
- soc_display_upd_value("Usb2Port2PerPortTxiSet", 1,
+ fsp_display_upd_value("Usb2Port2PerPortTxiSet", 1,
old->Usb2Port2PerPortTxiSet,
new->Usb2Port2PerPortTxiSet);
- soc_display_upd_value("Usb2Port2IUsbTxEmphasisEn", 1,
+ fsp_display_upd_value("Usb2Port2IUsbTxEmphasisEn", 1,
old->Usb2Port2IUsbTxEmphasisEn,
new->Usb2Port2IUsbTxEmphasisEn);
- soc_display_upd_value("Usb2Port2PerPortTxPeHalf", 1,
+ fsp_display_upd_value("Usb2Port2PerPortTxPeHalf", 1,
old->Usb2Port2PerPortTxPeHalf,
new->Usb2Port2PerPortTxPeHalf);
- soc_display_upd_value("Usb2Port3PerPortPeTxiSet", 1,
+ fsp_display_upd_value("Usb2Port3PerPortPeTxiSet", 1,
old->Usb2Port3PerPortPeTxiSet,
new->Usb2Port3PerPortPeTxiSet);
- soc_display_upd_value("Usb2Port3PerPortTxiSet", 1,
+ fsp_display_upd_value("Usb2Port3PerPortTxiSet", 1,
old->Usb2Port3PerPortTxiSet,
new->Usb2Port3PerPortTxiSet);
- soc_display_upd_value("Usb2Port3IUsbTxEmphasisEn", 1,
+ fsp_display_upd_value("Usb2Port3IUsbTxEmphasisEn", 1,
old->Usb2Port3IUsbTxEmphasisEn,
new->Usb2Port3IUsbTxEmphasisEn);
- soc_display_upd_value("Usb2Port3PerPortTxPeHalf", 1,
+ fsp_display_upd_value("Usb2Port3PerPortTxPeHalf", 1,
old->Usb2Port3PerPortTxPeHalf,
new->Usb2Port3PerPortTxPeHalf);
- soc_display_upd_value("Usb2Port4PerPortPeTxiSet", 1,
+ fsp_display_upd_value("Usb2Port4PerPortPeTxiSet", 1,
old->Usb2Port4PerPortPeTxiSet,
new->Usb2Port4PerPortPeTxiSet);
- soc_display_upd_value("Usb2Port4PerPortTxiSet", 1,
+ fsp_display_upd_value("Usb2Port4PerPortTxiSet", 1,
old->Usb2Port4PerPortTxiSet,
new->Usb2Port4PerPortTxiSet);
- soc_display_upd_value("Usb2Port4IUsbTxEmphasisEn", 1,
+ fsp_display_upd_value("Usb2Port4IUsbTxEmphasisEn", 1,
old->Usb2Port4IUsbTxEmphasisEn,
new->Usb2Port4IUsbTxEmphasisEn);
- soc_display_upd_value("Usb2Port4PerPortTxPeHalf", 1,
+ fsp_display_upd_value("Usb2Port4PerPortTxPeHalf", 1,
old->Usb2Port4PerPortTxPeHalf,
new->Usb2Port4PerPortTxPeHalf);
- soc_display_upd_value("Usb3Lane0Ow2tapgen2deemph3p5", 1,
+ fsp_display_upd_value("Usb3Lane0Ow2tapgen2deemph3p5", 1,
old->Usb3Lane0Ow2tapgen2deemph3p5,
new->Usb3Lane0Ow2tapgen2deemph3p5);
- soc_display_upd_value("Usb3Lane1Ow2tapgen2deemph3p5", 1,
+ fsp_display_upd_value("Usb3Lane1Ow2tapgen2deemph3p5", 1,
old->Usb3Lane1Ow2tapgen2deemph3p5,
new->Usb3Lane1Ow2tapgen2deemph3p5);
- soc_display_upd_value("Usb3Lane2Ow2tapgen2deemph3p5", 1,
+ fsp_display_upd_value("Usb3Lane2Ow2tapgen2deemph3p5", 1,
old->Usb3Lane2Ow2tapgen2deemph3p5,
new->Usb3Lane2Ow2tapgen2deemph3p5);
- soc_display_upd_value("Usb3Lane3Ow2tapgen2deemph3p5", 1,
+ fsp_display_upd_value("Usb3Lane3Ow2tapgen2deemph3p5", 1,
old->Usb3Lane3Ow2tapgen2deemph3p5,
new->Usb3Lane3Ow2tapgen2deemph3p5);
- soc_display_upd_value("PcdSataInterfaceSpeed", 1,
+ fsp_display_upd_value("PcdSataInterfaceSpeed", 1,
old->PcdSataInterfaceSpeed,
new->PcdSataInterfaceSpeed);
- soc_display_upd_value("PcdPchUsbSsicPort", 1,
+ fsp_display_upd_value("PcdPchUsbSsicPort", 1,
old->PcdPchUsbSsicPort, new->PcdPchUsbSsicPort);
- soc_display_upd_value("PcdPchUsbHsicPort", 1,
+ fsp_display_upd_value("PcdPchUsbHsicPort", 1,
old->PcdPchUsbHsicPort, new->PcdPchUsbHsicPort);
- soc_display_upd_value("PcdPcieRootPortSpeed", 1,
+ fsp_display_upd_value("PcdPcieRootPortSpeed", 1,
old->PcdPcieRootPortSpeed, new->PcdPcieRootPortSpeed);
- soc_display_upd_value("PcdPchSsicEnable", 1, old->PcdPchSsicEnable,
+ fsp_display_upd_value("PcdPchSsicEnable", 1, old->PcdPchSsicEnable,
new->PcdPchSsicEnable);
- soc_display_upd_value("PcdLogoPtr", 4, old->PcdLogoPtr,
+ fsp_display_upd_value("PcdLogoPtr", 4, old->PcdLogoPtr,
new->PcdLogoPtr);
- soc_display_upd_value("PcdLogoSize", 4, old->PcdLogoSize,
+ fsp_display_upd_value("PcdLogoSize", 4, old->PcdLogoSize,
new->PcdLogoSize);
- soc_display_upd_value("PcdRtcLock", 1, old->PcdRtcLock,
+ fsp_display_upd_value("PcdRtcLock", 1, old->PcdRtcLock,
new->PcdRtcLock);
- soc_display_upd_value("PMIC_I2CBus", 1,
+ fsp_display_upd_value("PMIC_I2CBus", 1,
old->PMIC_I2CBus, new->PMIC_I2CBus);
- soc_display_upd_value("ISPEnable", 1,
+ fsp_display_upd_value("ISPEnable", 1,
old->ISPEnable, new->ISPEnable);
- soc_display_upd_value("ISPPciDevConfig", 1,
+ fsp_display_upd_value("ISPPciDevConfig", 1,
old->ISPPciDevConfig, new->ISPPciDevConfig);
}
diff --git a/src/soc/intel/braswell/romstage/romstage.c b/src/soc/intel/braswell/romstage/romstage.c
index 0b1eab5f04..13b481f628 100644
--- a/src/soc/intel/braswell/romstage/romstage.c
+++ b/src/soc/intel/braswell/romstage/romstage.c
@@ -223,28 +223,28 @@ void soc_display_memory_init_params(const MEMORY_INIT_UPD *old,
{
/* Display the parameters for MemoryInit */
printk(BIOS_SPEW, "UPD values for MemoryInit:\n");
- soc_display_upd_value("PcdMrcInitTsegSize", 2,
+ fsp_display_upd_value("PcdMrcInitTsegSize", 2,
old->PcdMrcInitTsegSize, new->PcdMrcInitTsegSize);
- soc_display_upd_value("PcdMrcInitMmioSize", 2,
+ fsp_display_upd_value("PcdMrcInitMmioSize", 2,
old->PcdMrcInitMmioSize, new->PcdMrcInitMmioSize);
- soc_display_upd_value("PcdMrcInitSpdAddr1", 1,
+ fsp_display_upd_value("PcdMrcInitSpdAddr1", 1,
old->PcdMrcInitSpdAddr1, new->PcdMrcInitSpdAddr1);
- soc_display_upd_value("PcdMrcInitSpdAddr2", 1,
+ fsp_display_upd_value("PcdMrcInitSpdAddr2", 1,
old->PcdMrcInitSpdAddr2, new->PcdMrcInitSpdAddr2);
- soc_display_upd_value("PcdMemChannel0Config", 1,
+ fsp_display_upd_value("PcdMemChannel0Config", 1,
old->PcdMemChannel0Config, new->PcdMemChannel0Config);
- soc_display_upd_value("PcdMemChannel1Config", 1,
+ fsp_display_upd_value("PcdMemChannel1Config", 1,
old->PcdMemChannel1Config, new->PcdMemChannel1Config);
- soc_display_upd_value("PcdMemorySpdPtr", 4,
+ fsp_display_upd_value("PcdMemorySpdPtr", 4,
old->PcdMemorySpdPtr, new->PcdMemorySpdPtr);
- soc_display_upd_value("PcdIgdDvmt50PreAlloc", 1,
+ fsp_display_upd_value("PcdIgdDvmt50PreAlloc", 1,
old->PcdIgdDvmt50PreAlloc, new->PcdIgdDvmt50PreAlloc);
- soc_display_upd_value("PcdApertureSize", 1,
+ fsp_display_upd_value("PcdApertureSize", 1,
old->PcdApertureSize, new->PcdApertureSize);
- soc_display_upd_value("PcdGttSize", 1,
+ fsp_display_upd_value("PcdGttSize", 1,
old->PcdGttSize, new->PcdGttSize);
- soc_display_upd_value("PcdLegacySegDecode", 1,
+ fsp_display_upd_value("PcdLegacySegDecode", 1,
old->PcdLegacySegDecode, new->PcdLegacySegDecode);
- soc_display_upd_value("PcdDvfsEnable", 1,
+ fsp_display_upd_value("PcdDvfsEnable", 1,
old->PcdDvfsEnable, new->PcdDvfsEnable);
}