diff options
author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2019-03-01 13:43:02 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-03-01 20:32:15 +0000 |
commit | f1b58b78351d7ed220673e688a2f7bc9e96da4e2 (patch) | |
tree | d8aae223f0e426f189cb4750b972a31e09d46b88 /src/soc/intel/braswell | |
parent | 44e89af6e609874f2f18d30f1e66dce8b5a98eff (diff) | |
download | coreboot-f1b58b78351d7ed220673e688a2f7bc9e96da4e2.tar.xz |
device/pci: Fix PCI accessor headers
PCI config accessors are no longer indirectly included
from <arch/io.h> use <device/pci_ops.h> instead.
Change-Id: I2adf46430a33bc52ef69d1bf7dca4655fc8475bd
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/31675
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/intel/braswell')
-rw-r--r-- | src/soc/intel/braswell/bootblock/bootblock.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/chip.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/iosf.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/lpe.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/pcie.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/pmutil.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/romstage/romstage.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/sd.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/smihandler.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/southcluster.c | 1 | ||||
-rw-r--r-- | src/soc/intel/braswell/spi.c | 1 |
11 files changed, 11 insertions, 0 deletions
diff --git a/src/soc/intel/braswell/bootblock/bootblock.c b/src/soc/intel/braswell/bootblock/bootblock.c index 79d44e05c9..c544ff9b44 100644 --- a/src/soc/intel/braswell/bootblock/bootblock.c +++ b/src/soc/intel/braswell/bootblock/bootblock.c @@ -15,6 +15,7 @@ */ #include <arch/io.h> +#include <device/pci_ops.h> #include <cpu/x86/cache.h> #include <cpu/x86/msr.h> #include <cpu/x86/mtrr.h> diff --git a/src/soc/intel/braswell/chip.c b/src/soc/intel/braswell/chip.c index b7f6d4dd1a..e8fd9d17b7 100644 --- a/src/soc/intel/braswell/chip.c +++ b/src/soc/intel/braswell/chip.c @@ -18,6 +18,7 @@ #include <console/console.h> #include <device/device.h> #include <device/pci.h> +#include <device/pci_ops.h> #include <fsp/util.h> #include <soc/pci_devs.h> #include <soc/ramstage.h> diff --git a/src/soc/intel/braswell/iosf.c b/src/soc/intel/braswell/iosf.c index 990c2b5337..aff1c3dd11 100644 --- a/src/soc/intel/braswell/iosf.c +++ b/src/soc/intel/braswell/iosf.c @@ -15,6 +15,7 @@ */ #include <arch/io.h> +#include <device/pci_ops.h> #include <console/console.h> #include <soc/iosf.h> diff --git a/src/soc/intel/braswell/lpe.c b/src/soc/intel/braswell/lpe.c index 6338878a1e..7b7eb9b359 100644 --- a/src/soc/intel/braswell/lpe.c +++ b/src/soc/intel/braswell/lpe.c @@ -15,6 +15,7 @@ */ #include <arch/io.h> +#include <device/pci_ops.h> #include <cbmem.h> #include <console/console.h> #include <device/device.h> diff --git a/src/soc/intel/braswell/pcie.c b/src/soc/intel/braswell/pcie.c index efd891a7c8..84949748fc 100644 --- a/src/soc/intel/braswell/pcie.c +++ b/src/soc/intel/braswell/pcie.c @@ -18,6 +18,7 @@ #include <console/console.h> #include <device/device.h> #include <device/pci.h> +#include <device/pci_ops.h> #include <device/pciexp.h> #include <device/pci_ids.h> #include <reg_script.h> diff --git a/src/soc/intel/braswell/pmutil.c b/src/soc/intel/braswell/pmutil.c index be1b49ea29..fbaac2e21e 100644 --- a/src/soc/intel/braswell/pmutil.c +++ b/src/soc/intel/braswell/pmutil.c @@ -16,6 +16,7 @@ #include <arch/acpi.h> #include <arch/io.h> +#include <device/pci_ops.h> #include <cbmem.h> #include <console/console.h> #include <soc/iomap.h> diff --git a/src/soc/intel/braswell/romstage/romstage.c b/src/soc/intel/braswell/romstage/romstage.c index 9b9a0eba5d..38047ed429 100644 --- a/src/soc/intel/braswell/romstage/romstage.c +++ b/src/soc/intel/braswell/romstage/romstage.c @@ -19,6 +19,7 @@ #include <stddef.h> #include <arch/early_variables.h> #include <arch/io.h> +#include <device/pci_ops.h> #include <arch/cbfs.h> #include <chip.h> #include <cpu/x86/mtrr.h> diff --git a/src/soc/intel/braswell/sd.c b/src/soc/intel/braswell/sd.c index 1775ce74be..c0c827d39c 100644 --- a/src/soc/intel/braswell/sd.c +++ b/src/soc/intel/braswell/sd.c @@ -15,6 +15,7 @@ */ #include <arch/io.h> +#include <device/pci_ops.h> #include <console/console.h> #include <device/device.h> #include <device/pci.h> diff --git a/src/soc/intel/braswell/smihandler.c b/src/soc/intel/braswell/smihandler.c index a4d2d88310..1129e04ccd 100644 --- a/src/soc/intel/braswell/smihandler.c +++ b/src/soc/intel/braswell/smihandler.c @@ -16,6 +16,7 @@ #include <arch/hlt.h> #include <arch/io.h> +#include <device/pci_ops.h> #include <console/console.h> #include <cpu/x86/cache.h> #include <cpu/x86/smm.h> diff --git a/src/soc/intel/braswell/southcluster.c b/src/soc/intel/braswell/southcluster.c index dc918ebf4c..3cd22082b0 100644 --- a/src/soc/intel/braswell/southcluster.c +++ b/src/soc/intel/braswell/southcluster.c @@ -17,6 +17,7 @@ */ #include <arch/io.h> +#include <device/pci_ops.h> #include <arch/acpi.h> #include <arch/acpigen.h> #include <bootstate.h> diff --git a/src/soc/intel/braswell/spi.c b/src/soc/intel/braswell/spi.c index 14d1087006..0937268119 100644 --- a/src/soc/intel/braswell/spi.c +++ b/src/soc/intel/braswell/spi.c @@ -15,6 +15,7 @@ /* This file is derived from the flashrom project. */ #include <arch/io.h> +#include <device/pci_ops.h> #include <bootstate.h> #include <commonlib/helpers.h> #include <console/console.h> |