summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/pch.c
diff options
context:
space:
mode:
authorMartin Roth <martin.roth@se-eng.com>2014-12-07 14:58:18 -0700
committerMartin Roth <gaumless@gmail.com>2014-12-08 05:38:54 +0100
commitde7ed6fc7cdb3f55894e613bdc0c394fa8f57494 (patch)
tree773464cb40de3a87a9921db6c15668cd3c889b11 /src/soc/intel/broadwell/pch.c
parent8ff0ead0816dfc2683ee93e2f5eef79e007a5cd6 (diff)
downloadcoreboot-de7ed6fc7cdb3f55894e613bdc0c394fa8f57494.tar.xz
intel/broadwell: Spelling fixes
Change-Id: I2f970c6970b4996fcefbde89332210f5a1afe836 Signed-off-by: Martin Roth <martin.roth@se-eng.com> Reviewed-on: http://review.coreboot.org/7702 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/soc/intel/broadwell/pch.c')
-rw-r--r--src/soc/intel/broadwell/pch.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/pch.c b/src/soc/intel/broadwell/pch.c
index 82390a470b..492d177b53 100644
--- a/src/soc/intel/broadwell/pch.c
+++ b/src/soc/intel/broadwell/pch.c
@@ -88,7 +88,7 @@ static void pch_enable_d3hot(device_t dev)
pci_write_config32(dev, PCH_PCS, reg32);
}
-/* Set bit in Function Disble register to hide this device */
+/* Set bit in Function Disable register to hide this device */
void pch_disable_devfn(device_t dev)
{
switch (dev->path.pci.devfn) {