summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/pcie.c
diff options
context:
space:
mode:
authorBen Zhang <benzh@chromium.org>2014-11-21 11:17:53 -0800
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-04-10 20:19:59 +0200
commit99e952d480ec9c1a874556f3b3681c6342c29f4b (patch)
tree2cfc7e8dfc0ec48d091e6078048e9acc7583894b /src/soc/intel/broadwell/pcie.c
parentba9b7bfc6f4b6622fa2d272faeb32b7135287ee6 (diff)
downloadcoreboot-99e952d480ec9c1a874556f3b3681c6342c29f4b.tar.xz
samus: Set MICBIAS1 to 2.970V
The default micbias1 voltage is 1.476V (1.8V * 0.82) which does not match what's specified on the schematic. This patch sets the voltage to 2.970V (3.3V * 0.90) according to the schematic. BUG=chrome-os-partner:32953 BRANCH=samus TEST=Set MICBIAS to 2.970V on Samus and verified with a scope Change-Id: I1ced834a5afe2de3fccf4bcff8ec9c8e5718f60a Signed-off-by: Stefan Reinauer <reinauer@chromium.org> Original-Commit-Id: 176f9272801a3de5ed6fc05ade06042e2a2c0a5c Original-Change-Id: Icdbc1b5f65fe28591d54544372bdc2dacb50e9c1 Original-Signed-off-by: Ben Zhang <benzh@chromium.org> Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/241178 Reviewed-on: http://review.coreboot.org/9499 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/broadwell/pcie.c')
0 files changed, 0 insertions, 0 deletions