diff options
author | Patrick Rudolph <siro@das-labor.org> | 2018-10-01 19:17:11 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2018-10-22 08:35:25 +0000 |
commit | 45022ae056cdbf58429b77daf2da176306312801 (patch) | |
tree | 4218666e3c14e41232778c4ceff301292b3c61d9 /src/soc/intel/broadwell/romstage/romstage.c | |
parent | 33fcaf91ff825ad0adf0a2a483e6a296ed4e0e31 (diff) | |
download | coreboot-45022ae056cdbf58429b77daf2da176306312801.tar.xz |
intel: Use CF9 reset (part 1)
Add SOUTHBRIDGE_INTEL_COMMON_RESET for all Intel platforms that used to
perform a "system reset" in their hard_reset() implementation. Replace
all duplicate CF9 reset implementations for these platforms.
Change-Id: I8e359b0c4d5a1060edd0940d24c2f78dfed8a590
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/28862
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/broadwell/romstage/romstage.c')
-rw-r--r-- | src/soc/intel/broadwell/romstage/romstage.c | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/romstage/romstage.c b/src/soc/intel/broadwell/romstage/romstage.c index a6691ab9f9..3abc853975 100644 --- a/src/soc/intel/broadwell/romstage/romstage.c +++ b/src/soc/intel/broadwell/romstage/romstage.c @@ -32,7 +32,6 @@ #include <soc/me.h> #include <soc/pei_data.h> #include <soc/pm.h> -#include <soc/reset.h> #include <soc/romstage.h> #include <soc/spi.h> |