summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/smihandler.c
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2017-03-17 10:56:08 -0700
committerLee Leahy <leroy.p.leahy@intel.com>2017-03-17 19:21:53 +0100
commit6ef5192627b07662e641feb5049f4183edde9105 (patch)
treea8a07245b7e93a90abeb3da9a63b022730ce8a7c /src/soc/intel/broadwell/smihandler.c
parent8a9c7dc08712e71bec5bc92bbaf93bf43126cd0d (diff)
downloadcoreboot-6ef5192627b07662e641feb5049f4183edde9105.tar.xz
soc/intel/broadwell: Fix other issues detected by checkpatch
Fix the following error and warnings detected by checkpatch.pl: ERROR: switch and case should be at the same indent WARNING: line over 80 characters WARNING: storage class should be at the beginning of the declaration WARNING: adding a line without newline at end of file WARNING: __func__ should be used instead of gcc specific __FUNCTION__ WARNING: Comparisons should place the constant on the right side of the test TEST=None Change-Id: I85c400e4a087996fc81ab8b0e5422ba31df3c982 Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com> Reviewed-on: https://review.coreboot.org/18885 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/broadwell/smihandler.c')
-rw-r--r--src/soc/intel/broadwell/smihandler.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/smihandler.c b/src/soc/intel/broadwell/smihandler.c
index 00f1534c9d..8a5b443ac8 100644
--- a/src/soc/intel/broadwell/smihandler.c
+++ b/src/soc/intel/broadwell/smihandler.c
@@ -118,7 +118,8 @@ static void backlight_off(void)
uint32_t pp_ctrl;
uint32_t bl_off_delay;
- reg_base = (void *)((uintptr_t)pci_read_config32(SA_DEV_IGD, PCI_BASE_ADDRESS_0) & ~0xf);
+ reg_base = (void *)((uintptr_t)pci_read_config32(SA_DEV_IGD,
+ PCI_BASE_ADDRESS_0) & ~0xf);
/* Check if backlight is enabled */
pp_ctrl = read32(reg_base + PCH_PP_CONTROL);