summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-03-25 21:49:39 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-03-27 04:39:48 +0000
commited6996f2babb6efd794e45e18f39a09d2996b2b0 (patch)
treeee5b96b7cf4560ff3d307fdddaccb2466c4b2061 /src/soc/intel/broadwell
parente651e01518d904bf661db90fb986af82db04a843 (diff)
downloadcoreboot-ed6996f2babb6efd794e45e18f39a09d2996b2b0.tar.xz
device/pciexp_device: Convert LTR non-snoop/snoop value into common macro
Change-Id: I3d14a40b4ed0dcc216dcac883e33749b7808f00d Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31951 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
Diffstat (limited to 'src/soc/intel/broadwell')
-rw-r--r--src/soc/intel/broadwell/pcie.c4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/pcie.c b/src/soc/intel/broadwell/pcie.c
index 472e8da465..dff4f8139f 100644
--- a/src/soc/intel/broadwell/pcie.c
+++ b/src/soc/intel/broadwell/pcie.c
@@ -652,7 +652,9 @@ static void pch_pcie_enable(struct device *dev)
static void pcie_set_L1_ss_max_latency(struct device *dev, unsigned int off)
{
/* Set max snoop and non-snoop latency for Broadwell */
- pci_write_config32(dev, off, 0x10031003);
+ pci_write_config32(dev, off,
+ PCIE_LTR_MAX_NO_SNOOP_LATENCY_3146US << 16 |
+ PCIE_LTR_MAX_SNOOP_LATENCY_3146US);
}
static struct pci_operations pcie_ops = {