summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-06-15 18:20:08 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-14 16:14:33 +0000
commit06a5e854e198e21a02b1d7d1114d19b8d40f9188 (patch)
treef43d01b39e29f67a0982569f6fdccdffb585e524 /src/soc/intel/broadwell
parent14aff23b925da8de6bf9d2817f7a459321c3bcd1 (diff)
downloadcoreboot-06a5e854e198e21a02b1d7d1114d19b8d40f9188.tar.xz
src: Drop unused <cpu/x86/tsc.h> include
Found using: diff <(git grep -l '#include <cpu/x86/tsc.h>' -- src/) <(git grep -l 'TSC_SYNC\|tsc_struct\|rdtsc\|tsc_t\|multiply_to_tsc\|rdtscll\|tsc_to_uint64\|tsc_freq_mhz\|tsc_constant_rate' -- src/)|grep '<' Change-Id: Id090e232a96323adb8d9a24b81f7ae5669248f57 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42393 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/broadwell')
-rw-r--r--src/soc/intel/broadwell/acpi.c1
-rw-r--r--src/soc/intel/broadwell/refcode.c1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/broadwell/acpi.c b/src/soc/intel/broadwell/acpi.c
index 306d72f5f1..2916831e85 100644
--- a/src/soc/intel/broadwell/acpi.c
+++ b/src/soc/intel/broadwell/acpi.c
@@ -12,7 +12,6 @@
#include <string.h>
#include <arch/cpu.h>
#include <cpu/x86/msr.h>
-#include <cpu/x86/tsc.h>
#include <cpu/intel/turbo.h>
#include <ec/google/chromeec/ec.h>
#include <vendorcode/google/chromeos/gnvs.h>
diff --git a/src/soc/intel/broadwell/refcode.c b/src/soc/intel/broadwell/refcode.c
index 5e5bc49361..882f888af9 100644
--- a/src/soc/intel/broadwell/refcode.c
+++ b/src/soc/intel/broadwell/refcode.c
@@ -5,7 +5,6 @@
#include <cbmem.h>
#include <console/console.h>
#include <console/streams.h>
-#include <cpu/x86/tsc.h>
#include <program_loading.h>
#include <rmodule.h>
#include <stage_cache.h>