summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/Makefile.inc
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@google.com>2018-10-29 16:48:02 -0700
committerDuncan Laurie <dlaurie@chromium.org>2018-11-02 16:06:53 +0000
commitf95b4a708e021f4eb3cb36aa1f3bc6a2076f2f6b (patch)
treeb3b57e453814c58c71fea1dfeb8130158cfad7d5 /src/soc/intel/cannonlake/Makefile.inc
parent51f2f2eba1778167e9d281b8c7a7c9b9792a37cb (diff)
downloadcoreboot-f95b4a708e021f4eb3cb36aa1f3bc6a2076f2f6b.tar.xz
soc/intel: Enable GPIO functions in verstage
Enable GPIO functionality in verstage so platforms can read a PCH GPIO in verstage to determine recovery mode. Change-Id: Icd4344c4d66dbe21fda9dc27e61a836c1dd9be07 Signed-off-by: Duncan Laurie <dlaurie@google.com> Reviewed-on: https://review.coreboot.org/29407 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/cannonlake/Makefile.inc')
-rw-r--r--src/soc/intel/cannonlake/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/cannonlake/Makefile.inc b/src/soc/intel/cannonlake/Makefile.inc
index e95d04f274..2452f5066b 100644
--- a/src/soc/intel/cannonlake/Makefile.inc
+++ b/src/soc/intel/cannonlake/Makefile.inc
@@ -77,11 +77,13 @@ bootblock-y += gpio_cnp_h.c
romstage-y += gpio_cnp_h.c
ramstage-y += gpio_cnp_h.c
smm-y += gpio_cnp_h.c
+verstage-y += gpio_cnp_h.c
else
bootblock-y += gpio.c
romstage-y += gpio.c
ramstage-y += gpio.c
smm-y += gpio.c
+verstage-y += gpio.c
endif
CPPFLAGS_common += -I$(src)/soc/intel/cannonlake