summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/chip.h
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-06-18 13:19:29 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-06-21 08:59:15 +0000
commit4821a0e135ff2d60f552203d2724ae2d44850623 (patch)
treefbf6a703341fe1719b0d72f53d6da8f0d05ce5e2 /src/soc/intel/cannonlake/chip.h
parenta6a396ddb6f866c5a675dff5c1aa0b4cbaf44039 (diff)
downloadcoreboot-4821a0e135ff2d60f552203d2724ae2d44850623.tar.xz
soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASE
What it really means to do is to use different FSP headers. Change-Id: I3c75d4aac8525ab2639608fb9c1b3a9afef0e943 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33575 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/soc/intel/cannonlake/chip.h')
-rw-r--r--src/soc/intel/cannonlake/chip.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/cannonlake/chip.h b/src/soc/intel/cannonlake/chip.h
index 0d51c1ca5c..3b4c980e2d 100644
--- a/src/soc/intel/cannonlake/chip.h
+++ b/src/soc/intel/cannonlake/chip.h
@@ -111,7 +111,7 @@ struct soc_intel_cannonlake_config {
enum {
SaGv_Disabled,
SaGv_FixedLow,
-#if !CONFIG(SOC_INTEL_COMMON_CANNONLAKE_BASE)
+#if !CONFIG(SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS)
SaGv_FixedMid,
#endif
SaGv_FixedHigh,