summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/spi.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2017-11-07 18:06:36 +0530
committerAaron Durbin <adurbin@chromium.org>2017-11-11 18:19:58 +0000
commit5a283ef65cde46229ec2e2e46d68773df34610e2 (patch)
tree580381d6cc870fd3803756c03bc2f349b5962a45 /src/soc/intel/cannonlake/spi.c
parentcca50852febd43817a961ca153c4e2ac3ec22a1b (diff)
downloadcoreboot-5a283ef65cde46229ec2e2e46d68773df34610e2.tar.xz
soc/intel/cannonlake: Make use of Intel SPI common block
TEST=Build and boot RVP Change-Id: I5ff9867f08e43016a797b1b3719053df0c382174 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/22362 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/cannonlake/spi.c')
-rw-r--r--src/soc/intel/cannonlake/spi.c55
1 files changed, 1 insertions, 54 deletions
diff --git a/src/soc/intel/cannonlake/spi.c b/src/soc/intel/cannonlake/spi.c
index a86f760ec8..a601624a5e 100644
--- a/src/soc/intel/cannonlake/spi.c
+++ b/src/soc/intel/cannonlake/spi.c
@@ -2,6 +2,7 @@
* This file is part of the coreboot project.
*
* Copyright 2017 Google Inc.
+ * Copyright 2017 Intel Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
@@ -14,18 +15,8 @@
* GNU General Public License for more details.
*/
-#include <console/console.h>
-#include <device/device.h>
-#include <device/pci.h>
-#include <device/pci_def.h>
-#include <device/pci_ids.h>
-#include <device/spi.h>
-#include <intelblocks/fast_spi.h>
-#include <intelblocks/gspi.h>
#include <intelblocks/spi.h>
-#include <soc/ramstage.h>
#include <soc/pci_devs.h>
-#include <spi-generic.h>
int spi_soc_devfn_to_bus(unsigned int devfn)
{
@@ -56,47 +47,3 @@ int spi_soc_bus_to_devfn(unsigned int bus)
}
return -1;
}
-
-const struct spi_ctrlr_buses spi_ctrlr_bus_map[] = {
- { .ctrlr = &fast_spi_flash_ctrlr, .bus_start = 0, .bus_end = 0 },
-#if !ENV_SMM
- { .ctrlr = &gspi_ctrlr, .bus_start = 1,
- .bus_end = 1 + (CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX - 1)},
-#endif
-};
-
-const size_t spi_ctrlr_bus_map_count = ARRAY_SIZE(spi_ctrlr_bus_map);
-
-#if ENV_RAMSTAGE
-
-static int spi_dev_to_bus(struct device *dev)
-{
- return spi_soc_devfn_to_bus(dev->path.pci.devfn);
-}
-
-static struct spi_bus_operations spi_bus_ops = {
- .dev_to_bus = &spi_dev_to_bus,
-};
-
-static struct device_operations spi_dev_ops = {
- .read_resources = &pci_dev_read_resources,
- .set_resources = &pci_dev_set_resources,
- .enable_resources = &pci_dev_enable_resources,
- .scan_bus = &scan_generic_bus,
- .ops_spi_bus = &spi_bus_ops,
-};
-
-static const unsigned short pci_device_ids[] = {
- PCI_DEVICE_ID_INTEL_CNL_HWSEQ_SPI,
- PCI_DEVICE_ID_INTEL_CNL_SPI0,
- PCI_DEVICE_ID_INTEL_CNL_SPI1,
- PCI_DEVICE_ID_INTEL_CNL_SPI2,
- 0
-};
-
-static const struct pci_driver pch_spi __pci_driver = {
- .ops = &spi_dev_ops,
- .vendor = PCI_VENDOR_ID_INTEL,
- .devices = pci_device_ids,
-};
-#endif