summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2017-12-08 16:42:59 -0800
committerJulius Werner <jwerner@chromium.org>2017-12-11 19:03:45 +0000
commit5598db254fe34cb9b3557fcfba915d90725bf173 (patch)
tree7b9f70d83c829c68f1ee92657b12f2cf05a6052b /src/soc/intel/cannonlake
parentef935f04e0c65d48424b80040741a7c8745368b8 (diff)
downloadcoreboot-5598db254fe34cb9b3557fcfba915d90725bf173.tar.xz
google/gru: Stop mucking with unused I2S0 pins in codec config
Due to a schematic error, our code was written to configure more I2S0 pins than are actually used. We're also pinmuxing the whole bank of pins over to the I2S controller even though we don't need them all. Restrict the GPIO initialization and pinmuxing to the pins we really need so the other ones can be correctly used as SKU ID pins on Scarlet. Also, move the "audio" IO voltage domain selection to the other such selections in the bootblock, since that covers two whole banks of GPIOs and there's no guarantee that they're all used for audio (and thus not needed before ramstage). BUG=b:69373077 TEST=Booted Scarlet, confirmed correct SKU ID (7) was detected on rev2. Change-Id: I9314617e725fe83d254984529f269d4442e736f1 Signed-off-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/22791 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Schneider <dnschneid@chromium.org>
Diffstat (limited to 'src/soc/intel/cannonlake')
0 files changed, 0 insertions, 0 deletions