summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/dsp/dsp.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2018-05-17 18:28:26 +0530
committerPatrick Georgi <pgeorgi@google.com>2020-02-25 10:13:08 +0000
commit7e8998466f6b0cfa410af94da41b18859d6379f2 (patch)
tree478fe2a24993025500df34f88b3a38811e27fe42 /src/soc/intel/common/block/dsp/dsp.c
parent00b7533629b4b227b182d0edca5ee7275054a03b (diff)
downloadcoreboot-7e8998466f6b0cfa410af94da41b18859d6379f2.tar.xz
soc/intel/common/block: Move cse common functions into block/cse
This patch cleans soc/intel/{cnl, icl, tgl} by moving common soc code into common/block/cse. Supported SoC can select existing HECI_DISABLE_USING_SMM option to select common cse code block to make heci function disable using sideband interface during SMM mode at preboot envionment. BUG=b:78109109 TEST=Able to make HECI disable in SMM mode successfully without any hang or errors in CNL, ICL and TGL platform. Change-Id: I22a4cc05d3967c7653d2abe2c829b4876516d179 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/26133 Reviewed-by: V Sowmya <v.sowmya@intel.com> Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common/block/dsp/dsp.c')
0 files changed, 0 insertions, 0 deletions