diff options
author | Aaron Durbin <adurbin@chromium.org> | 2017-06-08 10:52:58 -0500 |
---|---|---|
committer | Aaron Durbin <adurbin@chromium.org> | 2017-06-09 18:28:23 +0200 |
commit | 0b34fc6f54074673099e267a0806c656afd68172 (patch) | |
tree | c11409d66f76b23a5b1f1033869257022b46c13b /src/soc/intel/common/block/include/intelblocks | |
parent | ea0497c786aa8103adc2b178cc4fe714cb008281 (diff) | |
download | coreboot-0b34fc6f54074673099e267a0806c656afd68172.tar.xz |
soc/intel/common/fast_spi: support caching bios in ramstage
After the MTRR solution has been calculated provide a way
for code to call the same function, fast_spi_cache_bios_region(),
in all stages. This is accomplished by using the ramstage
temporary MTRR support.
Change-Id: I84ec90be3a1b0d6ce84d9d8e12adc18148f8fcfb
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://review.coreboot.org/20115
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Barnali Sarkar <barnali.sarkar@intel.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc/intel/common/block/include/intelblocks')
-rw-r--r-- | src/soc/intel/common/block/include/intelblocks/fast_spi.h | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/fast_spi.h b/src/soc/intel/common/block/include/intelblocks/fast_spi.h index 6294001d23..b399e4d8fa 100644 --- a/src/soc/intel/common/block/include/intelblocks/fast_spi.h +++ b/src/soc/intel/common/block/include/intelblocks/fast_spi.h @@ -57,7 +57,9 @@ void fast_spi_set_strap_msg_data(uint32_t soft_reset_data); */ size_t fast_spi_get_bios_region(size_t *bios_size); /* - * Cache the memory-mapped BIOS region as write-protect type. + * Cache the memory-mapped BIOS region as write-protect type. In ramstage + * this function needs to be called after the final MTRR solution has been + * calculated. */ void fast_spi_cache_bios_region(void); /* |