diff options
| author | Barnali Sarkar <barnali.sarkar@intel.com> | 2017-02-17 18:15:22 +0530 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2017-04-10 20:07:01 +0200 |
| commit | 8e84723e02537229e079dcdb0795d2903eb1603d (patch) | |
| tree | 4f52b0ded61d492c69650b050c894c61d147ae3d /src/soc/intel/common/block/include | |
| parent | ccd8700cac9bda4229ba5628e6f51ab0b96fde41 (diff) | |
| download | coreboot-8e84723e02537229e079dcdb0795d2903eb1603d.tar.xz | |
soc/intel/common/block: Add Intel common RTC code support
Create Intel Common RTC code. This code currently only
contains the code for configuring RTC required in Bootblock phase
which has the following programming -
* Enable upper 128 bytes of CMOS.
Change-Id: Id9dfcdbc300c25f43936d1efb5d6f9d81d3c8453
Signed-off-by: Barnali Sarkar <barnali.sarkar@intel.com>
Reviewed-on: https://review.coreboot.org/18558
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/soc/intel/common/block/include')
| -rw-r--r-- | src/soc/intel/common/block/include/intelblocks/rtc.h | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/rtc.h b/src/soc/intel/common/block/include/intelblocks/rtc.h new file mode 100644 index 0000000000..1556026753 --- /dev/null +++ b/src/soc/intel/common/block/include/intelblocks/rtc.h @@ -0,0 +1,21 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2017 Intel Corporation. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#ifndef SOC_INTEL_COMMON_BLOCK_RTC_H +#define SOC_INTEL_COMMON_BLOCK_RTC_H + +void enable_rtc_upper_bank(void); + +#endif /* SOC_INTEL_COMMON_BLOCK_RTC_H */ |