summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/scs/Kconfig
diff options
context:
space:
mode:
authorBora Guvendik <bora.guvendik@intel.com>2017-05-04 13:06:43 -0700
committerAaron Durbin <adurbin@chromium.org>2017-06-16 17:36:59 +0200
commit94ee328b97a7bf03fa8c80474cce434a2ff43bbd (patch)
treeaf3ddc16d12031a23c237e1c5fadd079f9831408 /src/soc/intel/common/block/scs/Kconfig
parent1e1bbb17a05410bd5fd95459a9bdbc0c5ac6804d (diff)
downloadcoreboot-94ee328b97a7bf03fa8c80474cce434a2ff43bbd.tar.xz
soc/intel/common/block: Add Intel common SCS code support
Create Intel Common SCS code. This code currently only contains the code for SD card SSDT generation. More code will get added up in the subsequent phases. Change-Id: I82f034ced64e1eaef41a7806133361d73b5009d3 Signed-off-by: Bora Guvendik <bora.guvendik@intel.com> Reviewed-on: https://review.coreboot.org/19631 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Diffstat (limited to 'src/soc/intel/common/block/scs/Kconfig')
-rw-r--r--src/soc/intel/common/block/scs/Kconfig4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/scs/Kconfig b/src/soc/intel/common/block/scs/Kconfig
new file mode 100644
index 0000000000..0a402137bc
--- /dev/null
+++ b/src/soc/intel/common/block/scs/Kconfig
@@ -0,0 +1,4 @@
+config SOC_INTEL_COMMON_BLOCK_SCS
+ bool
+ help
+ Intel Processor common storage and communication subsystem support