summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/smbus
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2017-12-07 14:55:51 +0530
committerSubrata Banik <subrata.banik@intel.com>2017-12-13 10:20:32 +0000
commit6bbc91a96468b97a3e19cdba4641d68e2f2a6f98 (patch)
treef3f298b6aab6d1fc21cca733981aa609007639b4 /src/soc/intel/common/block/smbus
parentffc790bc7fe35a992e81f0cc31433230a79dfb33 (diff)
downloadcoreboot-6bbc91a96468b97a3e19cdba4641d68e2f2a6f98.tar.xz
soc/intel/common/block: Add option to have subsystem_id in common pci driver
This patch ensures all Intel common PCI devices can have subsystem ID programmed along with PCI resource enabling (.enable_resources) as part of PCI enumeration process. TEST=Build and boot KBL/CNL/APL/GLK to ensure PCI subsystem ID getting programmed. Example: Enabling resources... PCI: 00:00.0 subsystem <- 8086/590c PCI: 00:00.0 cmd <- 06 PCI: 00:02.0 subsystem <- 8086/591e Change-Id: I46307b0db78c8864c85865bd0f3328d5141971be Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/22768 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/common/block/smbus')
-rw-r--r--src/soc/intel/common/block/smbus/smbus.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/smbus/smbus.c b/src/soc/intel/common/block/smbus/smbus.c
index e526bafc79..880a0614e7 100644
--- a/src/soc/intel/common/block/smbus/smbus.c
+++ b/src/soc/intel/common/block/smbus/smbus.c
@@ -83,6 +83,7 @@ static struct device_operations smbus_ops = {
.enable_resources = &pci_dev_enable_resources,
.scan_bus = &scan_smbus,
.init = &pch_smbus_init,
+ .ops_pci = &pci_dev_ops_pci,
.ops_smbus_bus = &lops_smbus_bus,
};