summaryrefslogtreecommitdiff
path: root/src/soc/intel/common
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2018-11-14 00:00:35 +0100
committerNico Huber <nico.h@gmx.de>2019-01-06 15:54:19 +0000
commit9faae2b939d0c83632baeefe80bef1739e125018 (patch)
treea3d62f5f14994f1facc2389d189796a836bd8e81 /src/soc/intel/common
parentd2f678d3bd6ca4c05fa5c652d6cdf4623543e576 (diff)
downloadcoreboot-9faae2b939d0c83632baeefe80bef1739e125018.tar.xz
Kconfig: Unify power-after-failure options
The newest and most useful incarnation was hiding in soc/intel/common/. We move it into the Mainboard menu and extend it with various flags to be selected to control the default and which options are visible. Also add a new `int` config MAINBOARD_POWER_FAILURE_STATE that moves the boolean to int conversion into Kconfig: 0 - S5 1 - S0 2 - previous state This patch focuses on the Kconfig code. The C code could be unified as well, e.g. starting with a common enum and safe wrapper around the get_option() call. TEST=Did what-jenkins-does with and without this commit and compared binaries. Nothing changed for the default configurations. Change-Id: I61259f864c8a8cfc7099cc2699059f972fa056c0 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/29680 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/intel/common')
-rw-r--r--src/soc/intel/common/block/include/intelblocks/pmclib.h1
-rw-r--r--src/soc/intel/common/block/pmc/Kconfig28
-rw-r--r--src/soc/intel/common/block/pmc/pmclib.c7
3 files changed, 5 insertions, 31 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/pmclib.h b/src/soc/intel/common/block/include/intelblocks/pmclib.h
index 9b21010064..45695252f4 100644
--- a/src/soc/intel/common/block/include/intelblocks/pmclib.h
+++ b/src/soc/intel/common/block/include/intelblocks/pmclib.h
@@ -213,6 +213,7 @@ void soc_fill_power_state(struct chipset_power_state *ps);
* 0 == S5 Soft Off
* 1 == S0 Full On
* 2 == Keep Previous State
+ * Keep in sync with `config MAINBOARD_POWER_FAILURE_STATE`.
*/
enum {
MAINBOARD_POWER_STATE_OFF,
diff --git a/src/soc/intel/common/block/pmc/Kconfig b/src/soc/intel/common/block/pmc/Kconfig
index 2f0840847b..c2757e6e72 100644
--- a/src/soc/intel/common/block/pmc/Kconfig
+++ b/src/soc/intel/common/block/pmc/Kconfig
@@ -2,35 +2,13 @@ config SOC_INTEL_COMMON_BLOCK_PMC
depends on SOC_INTEL_COMMON_BLOCK_GPIO
depends on ACPI_INTEL_HARDWARE_SLEEP_VALUES
bool
+ select HAVE_POWER_STATE_AFTER_FAILURE
+ select HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE
+ select POWER_STATE_DEFAULT_ON_AFTER_FAILURE
help
Intel Processor common code for Power Management controller(PMC)
subsystem
-choice
- prompt "System Power State after Failure"
- default POWER_STATE_ON_AFTER_FAILURE
-
-config POWER_STATE_OFF_AFTER_FAILURE
- bool "S5 Soft Off"
- help
- Choose this option if you want to keep system into
- S5 after reapplying power after failure
-
-config POWER_STATE_ON_AFTER_FAILURE
- bool "S0 Full On"
- help
- Choose this option if you want to keep system into
- S0 after reapplying power after failure
-
-config POWER_STATE_PREVIOUS_AFTER_FAILURE
- bool "Keep Previous State"
- help
- Choose this option if you want to keep system into
- same power state as before failure even after reapplying
- power
-
-endchoice
-
config PMC_INVALID_READ_AFTER_WRITE
bool
default n
diff --git a/src/soc/intel/common/block/pmc/pmclib.c b/src/soc/intel/common/block/pmc/pmclib.c
index ef4384d395..dcc7cc9a4b 100644
--- a/src/soc/intel/common/block/pmc/pmclib.c
+++ b/src/soc/intel/common/block/pmc/pmclib.c
@@ -587,10 +587,5 @@ void pmc_gpe_init(void)
*/
int pmc_get_mainboard_power_failure_state_choice(void)
{
- if (IS_ENABLED(CONFIG_POWER_STATE_PREVIOUS_AFTER_FAILURE))
- return MAINBOARD_POWER_STATE_PREVIOUS;
- else if (IS_ENABLED(CONFIG_POWER_STATE_ON_AFTER_FAILURE))
- return MAINBOARD_POWER_STATE_ON;
-
- return MAINBOARD_POWER_STATE_OFF;
+ return CONFIG_MAINBOARD_POWER_FAILURE_STATE;
}