summaryrefslogtreecommitdiff
path: root/src/soc/intel/denverton_ns
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-05-21 21:35:02 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-23 08:54:02 +0000
commit3d23890c65e4a0c08bc346e8c3c2b4161440b4c6 (patch)
treedabd5b2db65f9200b9cf081589a8a62988e631d4 /src/soc/intel/denverton_ns
parentdedf66ecdf79edece1039fe8bd019a0a544cfccb (diff)
downloadcoreboot-3d23890c65e4a0c08bc346e8c3c2b4161440b4c6.tar.xz
soc/intel/denverton_ns: Remove variable set but not used
Change-Id: Ic04231525c1aaaf3afc8c11cddc409b1f5b46743 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32913 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: David Guckian Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/denverton_ns')
-rw-r--r--src/soc/intel/denverton_ns/cpu.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/denverton_ns/cpu.c b/src/soc/intel/denverton_ns/cpu.c
index 2a631718c0..fc1024afa7 100644
--- a/src/soc/intel/denverton_ns/cpu.c
+++ b/src/soc/intel/denverton_ns/cpu.c
@@ -38,7 +38,6 @@ static struct smm_relocation_attrs relo_attrs;
static void dnv_configure_mca(void)
{
msr_t msr;
- int num_banks;
struct cpuid_result cpuid_regs;
/* Check feature flag in CPUID.(EAX=1):EDX[7]==1 MCE
@@ -48,7 +47,6 @@ static void dnv_configure_mca(void)
return;
msr = rdmsr(IA32_MCG_CAP);
- num_banks = msr.lo & IA32_MCG_CAP_COUNT_MASK;
if (msr.lo & IA32_MCG_CAP_CTL_P_MASK) {
/* Enable all error logging */
msr.lo = msr.hi = 0xffffffff;