summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/Kconfig
diff options
context:
space:
mode:
authorPhilipp Deppenwiese <zaolin@das-labor.org>2018-07-30 01:31:33 +0200
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2018-07-30 15:45:44 +0000
commit405a0f5230fed414d6fab5791b4efac12a6c3993 (patch)
tree9ce51bf00998a189166afd467c98211bce0409ce /src/soc/intel/fsp_baytrail/Kconfig
parent86b299ab35f047ecc7202cc65283419470a0598d (diff)
downloadcoreboot-405a0f5230fed414d6fab5791b4efac12a6c3993.tar.xz
soc/intel/fsp_baytrail: Add VBOOT support
* Add vbnv_cmos_failed function to SoC. * Add VBOOT starts in romstage select. Change-Id: I90a051e2b8d303c918bef976d0bb07aae0b1f5b3 Signed-off-by: Philipp Deppenwiese <zaolin@das-labor.org> Reviewed-on: https://review.coreboot.org/27728 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/Kconfig')
-rw-r--r--src/soc/intel/fsp_baytrail/Kconfig3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/fsp_baytrail/Kconfig b/src/soc/intel/fsp_baytrail/Kconfig
index 1d7e64a658..68084bc885 100644
--- a/src/soc/intel/fsp_baytrail/Kconfig
+++ b/src/soc/intel/fsp_baytrail/Kconfig
@@ -47,6 +47,9 @@ config CPU_SPECIFIC_OPTIONS
# Microcode header files are delivered in FSP package
select USES_MICROCODE_HEADER_FILES if HAVE_FSP_BIN
+config VBOOT
+ select VBOOT_STARTS_IN_ROMSTAGE
+
config SOC_INTEL_FSP_BAYTRAIL_MD
bool
default n