diff options
author | Nico Huber <nico.h@gmx.de> | 2018-05-27 13:52:28 +0200 |
---|---|---|
committer | Nico Huber <nico.h@gmx.de> | 2018-05-31 15:10:21 +0000 |
commit | 654cc2fe109ea1be4d22447b3d0e6eb22a75b550 (patch) | |
tree | df38c7f7fae159a0549c31acd39b4dd8648fc538 /src/soc/intel/fsp_baytrail/bootblock | |
parent | 6197b7698875271a2b72e730040ec7e9260a454c (diff) | |
download | coreboot-654cc2fe109ea1be4d22447b3d0e6eb22a75b550.tar.xz |
{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate
Change-Id: Ibc2392cd2a00fde3e15dda4d44c8b6874d7ac8a3
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/26574
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/bootblock')
-rw-r--r-- | src/soc/intel/fsp_baytrail/bootblock/bootblock.c | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/src/soc/intel/fsp_baytrail/bootblock/bootblock.c b/src/soc/intel/fsp_baytrail/bootblock/bootblock.c index 2b1eb10fd7..6f0049f9d0 100644 --- a/src/soc/intel/fsp_baytrail/bootblock/bootblock.c +++ b/src/soc/intel/fsp_baytrail/bootblock/bootblock.c @@ -70,8 +70,7 @@ static void enable_rom_caching(void) msr_t msr; disable_cache(); - set_var_mtrr(1, 0xffffffff - CACHE_ROM_SIZE + 1, - CACHE_ROM_SIZE, MTRR_TYPE_WRPROT); + set_var_mtrr(1, CACHE_ROM_BASE, CACHE_ROM_SIZE, MTRR_TYPE_WRPROT); enable_cache(); /* Enable Variable MTRRs */ |