diff options
| author | Martin Roth <gaumless@gmail.com> | 2015-01-30 20:56:05 -0700 |
|---|---|---|
| committer | Martin Roth <gaumless@gmail.com> | 2015-02-09 17:44:31 +0100 |
| commit | 2213843ae8971c2078997c5eba9e84ff3689a942 (patch) | |
| tree | bfd17b9079744abc106715a27bf80d564a022aa0 /src/soc/intel/fsp_baytrail/gpio.c | |
| parent | ad4fa21705e66a0f350597da043c845aa79bce99 (diff) | |
| download | coreboot-2213843ae8971c2078997c5eba9e84ff3689a942.tar.xz | |
fsp_baytrail: Get FSP reserved memory from the FSP HOB list
Because the pointer to the FSP HOB list is now being saved, we can
use that to find the top of usable memory. This eliminates the need
to hardcode the size of the FSP reserved memory area.
Tested on minnowboard max for baytrail.
The HOB structure used does not seem to be present for the rangeley
or ivybridge/pantherpoint FSPs. At the very least, the GUID is not
documented in the integration guides.
Change-Id: I643e57655f55bfada60075b55aad2ce010ec4f67
Signed-off-by: Martin Roth <gaumless@gmail.com>
Reviewed-on: http://review.coreboot.org/8308
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Aaron Durbin <adurbin@google.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/gpio.c')
0 files changed, 0 insertions, 0 deletions