diff options
| author | Edward O'Callaghan <eocallaghan@alterapraxis.com> | 2014-07-07 23:52:53 +1000 |
|---|---|---|
| committer | Edward O'Callaghan <eocallaghan@alterapraxis.com> | 2014-07-08 13:52:54 +0200 |
| commit | 730e3b02fb30b944664f69d9a73e69256bc9952f (patch) | |
| tree | 12e4393eb01a324334a3c8172b6c2635c1a476ed /src/soc/intel/fsp_baytrail/romstage | |
| parent | f7c55148c02dcfd39f585aa90513a18d66815a97 (diff) | |
| download | coreboot-730e3b02fb30b944664f69d9a73e69256bc9952f.tar.xz | |
soc: Trivial - drop trailing blank lines at EOF
Change-Id: I1829c77f41cc809b590d00ef5522f368bd5fd814
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/6208
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/romstage')
| -rw-r--r-- | src/soc/intel/fsp_baytrail/romstage/pmc.c | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/fsp_baytrail/romstage/pmc.c b/src/soc/intel/fsp_baytrail/romstage/pmc.c index 678f951fe5..c048e06cac 100644 --- a/src/soc/intel/fsp_baytrail/romstage/pmc.c +++ b/src/soc/intel/fsp_baytrail/romstage/pmc.c @@ -38,4 +38,3 @@ void tco_disable(void) reg |= TCO_TMR_HALT; outl(reg, ACPI_BASE_ADDRESS + TCO1_CNT); } - |