summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-27 11:27:56 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-29 07:32:43 +0200
commit65e8f647bc55ee28bd389789788e666279537510 (patch)
treee93254e6c05cebec7beaf698437bb576aae656b6 /src/soc/intel/fsp_baytrail
parent7b3512dde3efa3d25d715bb61326ebfc995e9a69 (diff)
downloadcoreboot-65e8f647bc55ee28bd389789788e666279537510.tar.xz
intel romstage: Use run_ramstage()
Change-Id: I22a33e6027a4e807f7157a0dfafbd6377bc1285d Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15461 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/fsp_baytrail')
-rw-r--r--src/soc/intel/fsp_baytrail/romstage/romstage.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/fsp_baytrail/romstage/romstage.c b/src/soc/intel/fsp_baytrail/romstage/romstage.c
index 385b3e4555..4de98d313a 100644
--- a/src/soc/intel/fsp_baytrail/romstage/romstage.c
+++ b/src/soc/intel/fsp_baytrail/romstage/romstage.c
@@ -19,11 +19,11 @@
#include <lib.h>
#include <arch/io.h>
#include <arch/cbfs.h>
-#include <arch/stages.h>
#include <arch/early_variables.h>
#include <console/console.h>
#include <cbmem.h>
#include <cpu/x86/mtrr.h>
+#include <program_loading.h>
#include <romstage_handoff.h>
#include <timestamp.h>
#include <soc/gpio.h>
@@ -267,7 +267,7 @@ void romstage_main_continue(EFI_STATUS status, void *hob_list_ptr)
post_code(0x4f);
/* Load the ramstage. */
- copy_and_run();
+ run_ramstage();
while (1);
}