diff options
| author | Karthikeyan Ramasubramanian <kramasub@chromium.org> | 2019-04-23 15:18:51 -0600 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-04-29 12:18:27 +0000 |
| commit | c126084bc53e0f74f6085f4f84b5bc387d701a4f (patch) | |
| tree | 2bd881e538ec2fb83a1b63982ae1fdbd28956401 /src/soc/intel/icelake/lockdown.c | |
| parent | 91ead42f4bcfcc41190876343ab1cae2c35fb846 (diff) | |
| download | coreboot-c126084bc53e0f74f6085f4f84b5bc387d701a4f.tar.xz | |
soc/intel: Add GPI interrupt config register offset info
Add the offset information for GPI interrupt status and enable register
in the pad_community structure. Populate the concerned information for
individual SoCs. This offset information is required to clear the
interrupt configuration during the bootup.
BUG=b:130593883
BRANCH=None
TEST=Ensure that the interrupt configuration are cleared during bootup.
Ensured that the system boots to ChromeOS.
Change-Id: I8af877a734e8d49b700d720b736da8764985a8f8
Signed-off-by: Karthikeyan Ramasubramanian <kramasub@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32446
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/icelake/lockdown.c')
0 files changed, 0 insertions, 0 deletions