summaryrefslogtreecommitdiff
path: root/src/soc/intel/icelake/memmap.c
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2019-10-24 00:19:45 +0200
committerNico Huber <nico.h@gmx.de>2019-10-26 15:47:49 +0000
commitb17f3d3d3cdd215edcff492699c744a4c85908d0 (patch)
treec01f9b096a9f54d767654578809d1652890b2228 /src/soc/intel/icelake/memmap.c
parent7ef19036fbfeaad63ccb4dde26b3133d6128d0b8 (diff)
downloadcoreboot-b17f3d3d3cdd215edcff492699c744a4c85908d0.tar.xz
soc,mb/intel: clean up remaining FSP2.0 socs/boards
Remove CONFIG_...FSP2.0 based if-switches from FSP2.0-only socs/boards Change-Id: Iae92dc2e2328b14c78ac686aaf326bd68430933b Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36279 Reviewed-by: Michael Niewöhner Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/icelake/memmap.c')
0 files changed, 0 insertions, 0 deletions