summaryrefslogtreecommitdiff
path: root/src/soc/intel/icelake
diff options
context:
space:
mode:
authorJeff Chase <jnchase@google.com>2020-03-25 22:07:00 -0400
committerShelley Chen <shchen@google.com>2020-05-20 17:19:06 +0000
commit8d002f515db89f7a02a22f670e285128917110d1 (patch)
treeab8124660de78644e3360de92c3f403388223220 /src/soc/intel/icelake
parent7d6bc60db9427f029f990002870e40541601a209 (diff)
downloadcoreboot-8d002f515db89f7a02a22f670e285128917110d1.tar.xz
mb/google/endeavour: chrontel: fix interrupt and compat string
The devicetree declares the chrontel interrupt as GpioInt so the GPIO needs to be configured as such instead of routing directly to APIC. Also update the compatible string to conform to kernel standards. BUG=b:146576073 TEST=install ch7322 driver; send commands using cec-ctl and verify that the interrupt handler is called. Change-Id: I737d951db135c53deb0f3cb956f0d0f275082251 Signed-off-by: Jeff Chase <jnchase@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41185 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc/intel/icelake')
0 files changed, 0 insertions, 0 deletions