summaryrefslogtreecommitdiff
path: root/src/soc/intel/quark/romstage/fsp2_0.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-18 09:00:04 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-30 02:59:22 +0000
commit67a26c9dcdef3ab2119d0ccd7ca4ea59824df8ab (patch)
tree517f76f247866ce605ae667ab7d449ab39f2c2cc /src/soc/intel/quark/romstage/fsp2_0.c
parent792098c45e5bf95ab08fe01a9a973ca35deadc55 (diff)
downloadcoreboot-67a26c9dcdef3ab2119d0ccd7ca4ea59824df8ab.tar.xz
intel/quark: Remove extra steps on entry to romstage
Change-Id: I9297d5b4f7c8ed703fb8772739531cdd7d5ca5f0 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34965 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/quark/romstage/fsp2_0.c')
-rw-r--r--src/soc/intel/quark/romstage/fsp2_0.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/quark/romstage/fsp2_0.c b/src/soc/intel/quark/romstage/fsp2_0.c
index 57e35eeb3c..b3f3ee8cb6 100644
--- a/src/soc/intel/quark/romstage/fsp2_0.c
+++ b/src/soc/intel/quark/romstage/fsp2_0.c
@@ -30,7 +30,7 @@
static struct postcar_frame early_mtrrs;
-asmlinkage void car_stage_c_entry(void)
+asmlinkage void car_stage_entry(void)
{
bool s3wake;