diff options
author | Furquan Shaikh <furquan@google.com> | 2016-07-22 09:20:56 -0700 |
---|---|---|
committer | Furquan Shaikh <furquan@google.com> | 2016-07-25 18:58:38 +0200 |
commit | b8257df83b1543c5139bec91dbd77150456f96a3 (patch) | |
tree | e30c81f92db9bd69e1e8213b356d004d8305f6ff /src/soc/intel/skylake/Makefile.inc | |
parent | 7c7b291e55b89ec29abc52ac6eb0f120a9186c7f (diff) | |
download | coreboot-b8257df83b1543c5139bec91dbd77150456f96a3.tar.xz |
intel/skylake: Select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT
This allows the board to save the recovery request in case of unexpected
reboots caused by FSP.
With recovery module in vboot handling the saving of recovery reason
across reboots, there is no need to have special fsp reset handling
under soc.
BUG=chrome-os-partner:55431
Change-Id: I0b7ce14868a322072d3e60c1dae43f211b43fdbf
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://review.coreboot.org/15804
Tested-by: build bot (Jenkins)
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/skylake/Makefile.inc')
-rw-r--r-- | src/soc/intel/skylake/Makefile.inc | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/skylake/Makefile.inc b/src/soc/intel/skylake/Makefile.inc index ea1895d9c6..3928b97d03 100644 --- a/src/soc/intel/skylake/Makefile.inc +++ b/src/soc/intel/skylake/Makefile.inc @@ -38,7 +38,6 @@ ramstage-y += dsp.c ramstage-y += elog.c ramstage-y += finalize.c ramstage-y += flash_controller.c -ramstage-$(CONFIG_VBOOT_VERIFY_FIRMWARE) += fsp_reset.c ramstage-y += gpio.c ramstage-y += i2c.c ramstage-y += igd.c |