diff options
author | Martin Roth <martinroth@google.com> | 2017-06-03 20:03:18 -0600 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2017-06-07 12:09:15 +0200 |
commit | e18e6427d0f3261f9ec361d4418b8fe1dd7cc469 (patch) | |
tree | f6a10fc93dddada7e49108a5ad06e71590f2d54c /src/soc/intel/skylake/cpu.c | |
parent | e81ce0483db982c741eebdda649111eee22a853b (diff) | |
download | coreboot-e18e6427d0f3261f9ec361d4418b8fe1dd7cc469.tar.xz |
src: change coreboot to lowercase
The word 'coreboot' should always be written in lowercase, even at the
start of a sentence.
Change-Id: I7945ddb988262e7483da4e623cedf972380e65a2
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/20029
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel/skylake/cpu.c')
-rw-r--r-- | src/soc/intel/skylake/cpu.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/skylake/cpu.c b/src/soc/intel/skylake/cpu.c index 95d9ad9c8c..dddc1c3c7e 100644 --- a/src/soc/intel/skylake/cpu.c +++ b/src/soc/intel/skylake/cpu.c @@ -226,7 +226,7 @@ static void configure_isst(void) if (conf->speed_shift_enable) { /* * Kernel driver checks CPUID.06h:EAX[Bit 7] to determine if HWP - is supported or not. Coreboot needs to configure MSR 0x1AA + is supported or not. coreboot needs to configure MSR 0x1AA which is then reflected in the CPUID register. */ msr = rdmsr(MSR_MISC_PWR_MGMT); |