diff options
author | Nico Huber <nico.h@gmx.de> | 2017-09-18 20:03:46 +0200 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2018-04-05 15:53:20 +0000 |
commit | c37b0e3d07e453971e4778bb167030d335f946b8 (patch) | |
tree | 0086c3946a57863cb85ed50c28af27062d245cb3 /src/soc/intel/skylake/include | |
parent | 2afe4dc075fd2cab8d362aa026066a5f53663f2c (diff) | |
download | coreboot-c37b0e3d07e453971e4778bb167030d335f946b8.tar.xz |
soc/intel/skylake: Generate ACPI DMAR table
If the SoC is VT-d capable, write an ACPI DMAR table. The entry for the
GFXVTBAR is only generated if the IGD is enabled.
Change-Id: I8176401dd19aee7ad09a8a145b7a3801fe5b2ae1
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/21588
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Youness Alaoui <snifikino@gmail.com>
Diffstat (limited to 'src/soc/intel/skylake/include')
-rw-r--r-- | src/soc/intel/skylake/include/soc/acpi.h | 2 | ||||
-rw-r--r-- | src/soc/intel/skylake/include/soc/p2sb.h | 3 |
2 files changed, 5 insertions, 0 deletions
diff --git a/src/soc/intel/skylake/include/soc/acpi.h b/src/soc/intel/skylake/include/soc/acpi.h index b0d2194612..6d492acd67 100644 --- a/src/soc/intel/skylake/include/soc/acpi.h +++ b/src/soc/intel/skylake/include/soc/acpi.h @@ -32,5 +32,7 @@ void acpi_mainboard_gnvs(global_nvs_t *gnvs); void southbridge_inject_dsdt(device_t device); unsigned long southbridge_write_acpi_tables(device_t device, unsigned long current, struct acpi_rsdp *rsdp); +unsigned long northbridge_write_acpi_tables(struct device *, + unsigned long current, struct acpi_rsdp *); #endif /* _SOC_ACPI_H_ */ diff --git a/src/soc/intel/skylake/include/soc/p2sb.h b/src/soc/intel/skylake/include/soc/p2sb.h index d846dfc8f5..09e73fc254 100644 --- a/src/soc/intel/skylake/include/soc/p2sb.h +++ b/src/soc/intel/skylake/include/soc/p2sb.h @@ -19,6 +19,9 @@ #define HPTC_OFFSET 0x60 #define HPTC_ADDR_ENABLE_BIT (1 << 7) +#define PCH_P2SB_IBDF 0x6c +#define PCH_P2SB_HBDF 0x70 + #define PCH_P2SB_EPMASK0 0xB0 #define PCH_P2SB_EPMASK(mask_number) (PCH_P2SB_EPMASK0 + ((mask_number) * 4)) |