diff options
| author | Angel Pons <th3fanbus@gmail.com> | 2020-11-23 13:28:57 +0100 |
|---|---|---|
| committer | Angel Pons <th3fanbus@gmail.com> | 2021-01-24 12:04:25 +0000 |
| commit | e751a101c08d540c59fc39def9681a0ee227d825 (patch) | |
| tree | 89443ef7d6e3f5d8318dd5b8b9ff35834fc1bc91 /src/soc/intel/skylake/reset.c | |
| parent | b89c8bb13536abeb84bfaad28bbbd8ebfacb0137 (diff) | |
| download | coreboot-e751a101c08d540c59fc39def9681a0ee227d825.tar.xz | |
soc/intel/broadwell: Move romstage.c to Haswell
Broadwell no longer has CPU code.
Change-Id: I9c9717439a702dddaa613a30e6f3da29887ec4bd
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/46951
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/reset.c')
0 files changed, 0 insertions, 0 deletions