diff options
| author | Michał Żygowski <michal.zygowski@3mdeb.com> | 2019-01-09 00:24:07 +0100 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-04-08 14:11:04 +0000 |
| commit | 83bb2d44b59a77c174bc8d57822e2885bbfcae83 (patch) | |
| tree | 756f47013e7a17b6c0f70e4f36f8d2c86090e86f /src/soc/intel/skylake/romstage/romstage_fsp20.c | |
| parent | 8bd5c996ab96b34e1654a88a98d1c9a957b0b478 (diff) | |
| download | coreboot-83bb2d44b59a77c174bc8d57822e2885bbfcae83.tar.xz | |
src/soc/intel/fsp_baytrail/smm.c: add bootstate entry for locking SMI
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Change-Id: Ia296a680217a38136c063cae6ed619df0c497795
Reviewed-on: https://review.coreboot.org/c/coreboot/+/30753
Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/romstage/romstage_fsp20.c')
0 files changed, 0 insertions, 0 deletions