diff options
| author | Furquan Shaikh <furquan@google.com> | 2020-05-09 18:30:51 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-05-13 08:41:34 +0000 |
| commit | 702cf30e987ef07533ef589035d7256c0be3d52c (patch) | |
| tree | c3eb22d6b450c5a11b116963304d7f441efe9cd4 /src/soc/intel/skylake | |
| parent | ed8ceabf3e557bdaa104ebcab1cc98dc56b3536c (diff) | |
| download | coreboot-702cf30e987ef07533ef589035d7256c0be3d52c.tar.xz | |
soc/amd/picasso: Enable eSPI capability for Picasso
This change selects SOC_AMD_COMMON_BLOCK_HAS_ESPI which enables
the capability for using eSPI on Picasso.
Additionally, it also calls espi_setup() and espi_configure_decodes()
if mainboard enables use of eSPI and skips LPC decodes in that case.
BUG=b:153675913,b:154445472
Change-Id: I4876f1bff4305a23e8ccc48a2d0d3b64cdc9703d
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41075
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc/intel/skylake')
0 files changed, 0 insertions, 0 deletions