summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/cpu.c
diff options
context:
space:
mode:
authorSumeet R Pawnikar <sumeet.r.pawnikar@intel.com>2020-06-18 16:50:58 +0530
committerPatrick Georgi <pgeorgi@google.com>2020-06-30 18:07:57 +0000
commit6caa4769c763b10a440637ce9c8d11ef1764c90d (patch)
treebf728a626ab8b3a1487eed331b977249e8f3c423 /src/soc/intel/tigerlake/cpu.c
parentbfc5dabe126e92482984bb38762614b24b012c90 (diff)
downloadcoreboot-6caa4769c763b10a440637ce9c8d11ef1764c90d.tar.xz
tigerlake: enable tcc_offset functionality
This enables Thermal Control Circuit (TCC) activation feature to set tcc_offset to new value in devicetree. BUG=None BRANCH=None TEST=Built for volteer platform and verified the MSR value. Change-Id: I36b0d6aad4be8a9cbb145dcd66d65235d3f6ac35 Signed-off-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42513 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/tigerlake/cpu.c')
-rw-r--r--src/soc/intel/tigerlake/cpu.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/tigerlake/cpu.c b/src/soc/intel/tigerlake/cpu.c
index ec78d15616..9a96f8f7cd 100644
--- a/src/soc/intel/tigerlake/cpu.c
+++ b/src/soc/intel/tigerlake/cpu.c
@@ -216,4 +216,7 @@ void soc_init_cpus(struct bus *cpu_bus)
{
if (mp_init_with_smm(cpu_bus, &mp_ops))
printk(BIOS_ERR, "MP initialization failure.\n");
+
+ /* Thermal throttle activation offset */
+ configure_tcc_thermal_target();
}