summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/uart.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-04-05 15:47:21 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-04-06 19:35:15 +0000
commit16f6aa81b6aeacc0b9a80a649eeaea96a192ffa2 (patch)
tree33e6a08c0475675171ede6af6c2746ce24570c9c /src/soc/intel/tigerlake/uart.c
parent230e4f9df2f92e73c95919fcd9cb400d945dca21 (diff)
downloadcoreboot-16f6aa81b6aeacc0b9a80a649eeaea96a192ffa2.tar.xz
soc/intel/tigerlake: Use SPDX for GPL-2.0-only files
Done with sed and God Lines. Only done for C-like code for now. Change-Id: I482715c166ccf5d2f3cc25118d25b07dbfd6650a Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40219 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
Diffstat (limited to 'src/soc/intel/tigerlake/uart.c')
-rw-r--r--src/soc/intel/tigerlake/uart.c15
1 files changed, 2 insertions, 13 deletions
diff --git a/src/soc/intel/tigerlake/uart.c b/src/soc/intel/tigerlake/uart.c
index 03b4469a98..85311c00cf 100644
--- a/src/soc/intel/tigerlake/uart.c
+++ b/src/soc/intel/tigerlake/uart.c
@@ -1,16 +1,5 @@
-/*
- * This file is part of the coreboot project.
- *
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
+/* SPDX-License-Identifier: GPL-2.0-only */
+/* This file is part of the coreboot project. */
/*
* This file is created based on Intel Tiger Lake Processor PCH Datasheet