summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-05-27 18:29:07 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-06-03 12:23:25 +0000
commit58d3fce1819698de233c0d21313e1468b922e87c (patch)
treea2eaa6ffb41b854abd9e43edfa29ff01a0abf9e7 /src/soc/intel
parent4b4c0c6016fb1be88b770077c00e788421bef2fe (diff)
downloadcoreboot-58d3fce1819698de233c0d21313e1468b922e87c.tar.xz
soc/intel/quark/memmap: Add missing 'include <cpu/x86/mtrr.h>'
Change-Id: I6a066659758aeb0251d9b37f525ad987b90832db Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41787 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/quark/memmap.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/quark/memmap.c b/src/soc/intel/quark/memmap.c
index c2a2b5dedf..97a9fd88f2 100644
--- a/src/soc/intel/quark/memmap.c
+++ b/src/soc/intel/quark/memmap.c
@@ -2,6 +2,7 @@
#include <arch/romstage.h>
#include <cbmem.h>
+#include <cpu/x86/mtrr.h>
#include <soc/reg_access.h>
void fill_postcar_frame(struct postcar_frame *pcf)