summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorTim Wawrzynczak <twawrzynczak@chromium.org>2020-03-20 10:58:51 -0600
committerPatrick Georgi <pgeorgi@google.com>2020-03-23 19:30:49 +0000
commitc632bda2f6fe9dad5da4118ea9bb762a8eff1583 (patch)
treef42a6bbad156a9e43b40960cb58e4d7de7365a5d /src/soc/intel
parent4629830b73d331d2130e6bf3e49acd24f2bab3f2 (diff)
downloadcoreboot-c632bda2f6fe9dad5da4118ea9bb762a8eff1583.tar.xz
soc/intel/tigerlake: Update DCACHE_BSP_STACK_SIZE
According to the latest Tigerlake Platform FSP Integration Guide, the minimum amount of stack needed for FSP-M is 256KiB. Change DCACHE_BSP_STACK_SIZE to reflect that (plus 1KB previously determined empirically). JSL requires 192KiB. Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Change-Id: Ic9be6446c4db7f62479deab06ebeba2c7326e681 Reviewed-on: https://review.coreboot.org/c/coreboot/+/39706 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/tigerlake/Kconfig6
1 files changed, 4 insertions, 2 deletions
diff --git a/src/soc/intel/tigerlake/Kconfig b/src/soc/intel/tigerlake/Kconfig
index 8d066f3d45..63bd881b71 100644
--- a/src/soc/intel/tigerlake/Kconfig
+++ b/src/soc/intel/tigerlake/Kconfig
@@ -84,11 +84,13 @@ config DCACHE_RAM_SIZE
config DCACHE_BSP_STACK_SIZE
hex
- default 0x30400
+ default 0x40400 if SOC_INTEL_TIGERLAKE
+ default 0x30400 if SOC_INTEL_JASPERLAKE
help
The amount of anticipated stack usage in CAR by bootblock and
other stages. In the case of FSP_USES_CB_STACK default value will be
- sum of FSP-M stack requirement (192KiB) and CB romstage stack requirement (~1KiB).
+ sum of FSP-M stack requirement (256KiB for TGL, 192KiB for JSL) and CB romstage
+ stack requirement (~1KiB).
config FSP_TEMP_RAM_SIZE
hex