diff options
| author | Werner Zeh <werner.zeh@siemens.com> | 2016-09-08 07:52:03 +0200 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-09-12 22:41:45 +0200 |
| commit | 9d18e330fd2e6a3f9daf31f2111f82af0dd3c78d (patch) | |
| tree | 23f3f1114bb6bd5cecf66708d213b49cad636ecf /src/soc/intel | |
| parent | 6e8b3c11105682e58ccb0574148654adecc532f7 (diff) | |
| download | coreboot-9d18e330fd2e6a3f9daf31f2111f82af0dd3c78d.tar.xz | |
siemens/mc_bdx1: Enable decoding for COM 3 & COM 4 on LPC
Since this mainboard provides 4 COM ports on LPC, enable decoding of
the corresponding addresses using the generic LPC decode registers.
Change-Id: I0e93d40dca01d55f3567a18c7ec02269e3bec466
Signed-off-by: Werner Zeh <werner.zeh@siemens.com>
Reviewed-on: https://review.coreboot.org/16535
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel')
| -rw-r--r-- | src/soc/intel/fsp_broadwell_de/include/soc/lpc.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/fsp_broadwell_de/include/soc/lpc.h b/src/soc/intel/fsp_broadwell_de/include/soc/lpc.h index 30cb5764f2..60cdc89f51 100644 --- a/src/soc/intel/fsp_broadwell_de/include/soc/lpc.h +++ b/src/soc/intel/fsp_broadwell_de/include/soc/lpc.h @@ -25,6 +25,10 @@ #define PIRQ_RCR2 0x68 #define LPC_IO_DEC 0x80 #define LPC_EN 0x82 +#define LPC_GEN1_DEC 0x84 +#define LPC_GEN2_DEC 0x88 +#define LPC_GEN3_DEC 0x8c +#define LPC_GEN4_DEC 0x90 #define GEN_PMCON_1 0xA0 #define GEN_PMCON_2 0xA2 #define GEN_PMCON_3 0xA4 |