summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2018-07-29 01:03:39 +0200
committerFelix Held <felix-coreboot@felixheld.de>2018-07-30 12:33:36 +0000
commit86b299ab35f047ecc7202cc65283419470a0598d (patch)
tree0c0d98bd7a56d6533bd7871ece300e0eaaef4c85 /src/soc/intel
parent00d2b913c3c7be24a8b52240bf313ee3e23d2609 (diff)
downloadcoreboot-86b299ab35f047ecc7202cc65283419470a0598d.tar.xz
northbridge/nehalem: add MCHBAR AND/OR/AND_OR macros
The newly added macros are used for cleaning up the RAM initializatiion code. Change-Id: I3d3782ee1fa524cf69b63ccc7eb73e9a2ace84ec Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/27705 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions